Arteris Bridges Hardware-Software Gap with New EDA Tool
Magillem Registers is all about speeding up the design of hardware-software interfaces in complex, large-scale SoCs.
By James Morra, Electronic Design | May 28, 2025
In today’s semiconductor landscape, scale is becoming a bigger battleground—not only for chipmakers, but increasingly for hyperscalers, cloud giants, and other systems companies, too. They're all racing to roll out a new class of ultra-large systems-on-chips (SoCs), cramming tens of billions of transistors and incorporating a wide range of IP blocks to handle computationally heavy workloads, such as AI training and inferencing.
In many cases, these chips are breaking out of the limits of monolithic chips, integrating heterogeneous dies or "chiplets" using 2.5D and 3D packaging technologies.
But the real value of the hardware ultimately hinges on the software stack that runs on top of it. The hardware-software interface, or HSI, plays a central role in a modern chip design, bridging the physical hardware and the software and firmware that executes on top of it.
To read the full article, click here
Related Semiconductor IP
- ReRAM NVM in DB HiTek 130nm BCD
- UFS 5.0 Host Controller IP
- PDM Receiver/PDM-to-PCM Converter
- Voltage and Temperature Sensor with integrated ADC - GlobalFoundries® 22FDX®
- 8MHz / 40MHz Pierce Oscillator - X-FAB XT018-0.18µm
Related News
- Arteris Releases the Latest Generation of Magillem Registers to Automate Semiconductor Hardware/Software Integration
- Arteris Celebrates 3rd Year of Automotive ISO 26262 TCL1 Functional Safety Compliance for Magillem SoC Integration Automation
- Arteris Addresses Silicon Design Reuse Challenge with New Magillem Packaging Product for IP Blocks and Chiplets
- Prosilog delivers Magillem (R) 2.0 release featuring SystemC transactional support
Latest News
- EDGEAI to Revolutionize Smart Metering with BrainChip Akida 2 License
- IC Manage Advances GDP-XL to GDP-AI — Boosting Designer Efficiency and Accelerating Workflows
- Safe and Secure Technologies, the new BSC and UPC spin-off that will design chips for critical sectors where “failure is not an option”
- CHERI-Mocha memory-safe compute subsystem is now open
- GlobalFoundries Files Patent Infringement Lawsuits Against Tower Semiconductor to Protect High-Performance American Chip Innovation