Arteris Bridges Hardware-Software Gap with New EDA Tool
Magillem Registers is all about speeding up the design of hardware-software interfaces in complex, large-scale SoCs.
By James Morra, Electronic Design | May 28, 2025
In today’s semiconductor landscape, scale is becoming a bigger battleground—not only for chipmakers, but increasingly for hyperscalers, cloud giants, and other systems companies, too. They're all racing to roll out a new class of ultra-large systems-on-chips (SoCs), cramming tens of billions of transistors and incorporating a wide range of IP blocks to handle computationally heavy workloads, such as AI training and inferencing.
In many cases, these chips are breaking out of the limits of monolithic chips, integrating heterogeneous dies or "chiplets" using 2.5D and 3D packaging technologies.
But the real value of the hardware ultimately hinges on the software stack that runs on top of it. The hardware-software interface, or HSI, plays a central role in a modern chip design, bridging the physical hardware and the software and firmware that executes on top of it.
To read the full article, click here
Related Semiconductor IP
- ISO/IEC 7816 Verification IP
- 50MHz to 800MHz Integer-N RC Phase-Locked Loop on SMIC 55nm LL
- Simulation VIP for AMBA CHI-C2C
- Process/Voltage/Temperature Sensor with Self-calibration (Supply voltage 1.2V) - TSMC 3nm N3P
- USB 20Gbps Device Controller
Related News
- Arteris Releases the Latest Generation of Magillem Registers to Automate Semiconductor Hardware/Software Integration
- Arteris IP Completes Acquisition of Magillem Design Services Assets, Creating World's Premier System-on-Chip Integration Company
- Arteris Celebrates 3rd Year of Automotive ISO 26262 TCL1 Functional Safety Compliance for Magillem SoC Integration Automation
- Arteris Addresses Silicon Design Reuse Challenge with New Magillem Packaging Product for IP Blocks and Chiplets
Latest News
- Quintauris and Andes Technology Partner to Scale RISC-V Ecosystem
- Europe Achieves a Key Milestone with the Europe’s First Out-of-Order RISC-V Processor chip, with the eProcessor Project
- Intel Unveils Panther Lake Architecture: First AI PC Platform Built on 18A
- TSMC September 2025 Revenue Report
- Andes Technology Hosts First-Ever RISC-V CON in Munich, Powering Next-Gen AI and Automotive Solutions