Arteris Bridges Hardware-Software Gap with New EDA Tool
Magillem Registers is all about speeding up the design of hardware-software interfaces in complex, large-scale SoCs.
By James Morra, Electronic Design | May 28, 2025
In today’s semiconductor landscape, scale is becoming a bigger battleground—not only for chipmakers, but increasingly for hyperscalers, cloud giants, and other systems companies, too. They're all racing to roll out a new class of ultra-large systems-on-chips (SoCs), cramming tens of billions of transistors and incorporating a wide range of IP blocks to handle computationally heavy workloads, such as AI training and inferencing.
In many cases, these chips are breaking out of the limits of monolithic chips, integrating heterogeneous dies or "chiplets" using 2.5D and 3D packaging technologies.
But the real value of the hardware ultimately hinges on the software stack that runs on top of it. The hardware-software interface, or HSI, plays a central role in a modern chip design, bridging the physical hardware and the software and firmware that executes on top of it.
To read the full article, click here
Related Semiconductor IP
- USB 20Gbps Device Controller
- Ultra-High-Speed Time-Interleaved 7-bit 64GSPS ADC on 3nm
- Fault Tolerant DDR2/DDR3/DDR4 Memory controller
- 25MHz to 4.0GHz Fractional-N RC PLL Synthesizer on TSMC 3nm N3P
- AGILEX 7 R-Tile Gen5 NVMe Host IP
Related News
- Arteris Releases the Latest Generation of Magillem Registers to Automate Semiconductor Hardware/Software Integration
- Arteris IP Completes Acquisition of Magillem Design Services Assets, Creating World's Premier System-on-Chip Integration Company
- Arteris Celebrates 3rd Year of Automotive ISO 26262 TCL1 Functional Safety Compliance for Magillem SoC Integration Automation
- Arteris Addresses Silicon Design Reuse Challenge with New Magillem Packaging Product for IP Blocks and Chiplets
Latest News
- BrainChip Expands Global Reach, Announces Akida Boards and AI Development Kits Available at DigiKey
- Qualitas Semiconductor Successfully Demonstrates Live UCIe PHY IP at AI Infra Summit 2025
- Silicon Creations Announces 1000th Production FinFET Tapeout at TSMC and Immediate Availability of Full IP Library on TSMC N2 Technology
- Intel and NVIDIA to Jointly Develop AI Infrastructure and Personal Computing Products
- Comcores MACsec IP is compliant with the OPEN Alliance Standard