Sanjay Srivastava, Former Denali CEO, Joins Proton Digital Systems as Executive Chairman
San Jose, California – October 25, 2012 – Proton Digital Systems, Inc. (Proton), a leading provider of Flash Memory Reliability IP Solutions, today announced that Sanjay Srivastava has joined its Board of Directors as Executive Chairman. In this role, Sanjay will focus on driving strategic initiatives for Proton. Prior to this appointment, Sanjay was CEO of Denali and most recently SVP of IP at Cadence Design. While at Denali, Sanjay sold the business to Cadence for $315 million.
Proton Digital Systems provides best in class LDPC-based Flash Read Channel IP that drives increased endurance and longevity of Flash Memory. Their IP is currently available for enterprise and consumer grade flash devices and requires 50% less power than comparable solutions.
“The addition of Sanjay to the team is a huge positive for Proton,” says CEO, Andrei Vityaev, “his knowledge of the flash market, IP business, and access to a broad range of strategic partners will clearly generate substantial value for the company.”
Coming changes in smaller denser flash geometries is driving the need for advanced error-free data-retrieval and flash memory management solutions. Proton’s LDPC-based Flash Read Channel, which is available today, has already been adopted by some of the world’s largest flash memory companies.
“Flash memory remains a very hot market,” says Sanjay Srivastava, “and advanced Flash Memory Reliability IP solutions are one of the hottest areas within the Flash Market. Proton’s IP in this area is simply the best in terms of performance, configurability, and power requirements. The day is quickly coming when all flash devices will require this type of solution.”
Founded in 2011, Proton Digital Systems provides advanced strategic IP for the Flash Memory market. The company is based in Silicon Valley and has brought together the best and brightest in the fields of mathematics, signal processing, digital design, and high volume manufacturing to deliver its cutting edge suite of IP Products.
Related Semiconductor IP
- 1.8V/3.3V I/O library with ODIO and 5V HPD in TSMC 16nm
- 1.8V/3.3V I/O Library with ODIO and 5V HPD in TSMC 12nm
- 1.8V to 5V GPIO, 1.8V to 5V Analog in TSMC 180nm BCD
- 1.8V/3.3V GPIO Library with HDMI, Aanlog & LVDS Cells in TSMC 22nm
- Specialed 20V Analog I/O in TSMC 55nm
Related News
- Denali's Sanjay Srivastava Named to EDA Consortium Board of Directors
- Q&A: Denali's Srivastava bridges EDA, IP domains
- World's Largest Semiconductor Memory Conference Highlights Leading-Edge Memory and Storage Solutions
- DDR PHY Interface Specification to be Unveiled Next Week at MemCon
Latest News
- Will RISC-V reduce auto MCU’s future risk?
- Frontgrade Gaisler Launches New GRAIN Line and Wins SNSA Contract to Commercialize First Energy-Efficient Neuromorphic AI for Space Applications
- Continuous-Variable Quantum Key Distribution (CV-QKD) system demonstration
- Latest intoPIX JPEG XS Codec Powers FOR-A’s FA-1616 for Efficient IP Production at NAB 2025
- VeriSilicon Launches ISP9000: The Next-Generation AI-Embedded ISP for Intelligent Vision Applications