Logic design optimization takes a quantum leap with Dolphin Integration's standard cell library enriched with pulsed latches
Meylan, France – July 13, 2012. Dolphin Integration announces a breakthrough solution enriching SESAME 6-track library, which can be used for helping logic designers reach 10% to 20% density gains on any logic design from 180 nm down to 40 nm.
SESAME uHD-BTF benefits from replacing classical D flip-flops with pulsed latches named “spinner cell”. The main advantage of the spinner cell is a significant improvement in terms of density, 30% denser than with D flip-flops!
Designing with pulsed latches is not a widespread practice as pulsed latch cells available on the market present some significant drawbacks.
Firstly, as designers need to optimize the pulsed clock, clock path synthesis and static timing analysis are far more tortuous. The other downside of pulsed latches was the increased number of hold time violations compared to flip flop designs, so much that a logic with pulsed latches finally tends to have the same density after routing as with flip-flops…
Dolphin Integration is the first IP provider to propose an optimal insertion of pulsed latches on critical paths!
Indeed, SESAME uHD-BTF is endowed with an “Insert pulse generation” script for automating pulse generation. For the designer, implementing with spinner cells is as simple as implementing with flip-flops. The script is compatible with the main P&R solutions on the market.
The spinner cell is also designed to minimize hold time violations with the objective to maintain the same placement density as with flip-flops.
Also, as a pulsed latch is generally more sensitive to process variations, Dolphin Integration contributes a proprietary design methodology, industrialized in both mature and advanced processes, thus ensuring high yield circuits despite mismatch.
Logic designers are discovering, year after year with Dolphin, that Standard Cell libraries are in the realm of circuitry wide open to block-busting innovations, with drastic effect on their productivity.
More information on the key benefits of SESAME uHD-BTF library is available directly on the Presentation sheet:
- For 180 nm: http://www.design-reuse.com/sip/view.php?id=17136
- For 130 nm: http://www.design-reuse.com/sip/view.php?id=29177
- For 65 nm: http://www.design-reuse.com/sip/view.php?id=29178
To assess by yourself the performances of this SESAME uHD-BTF Library on your design, just follow the link below and request an access to the evaluation kit:
Registered users can get the Front End Package including technical documentation.
About Dolphin Integration
Dolphin Integration is up to their charter as the most adaptive and lasting creator in the Microelectronics Design Industry to "enable mixed signal Systems-on-Chip". It stars a quality management stimulating reactivity for innovation as well as independence and partnerships with Foundries. Their current mission is to supply worldwide customers with fault-free, high-yield and reliable sets of CMOS Virtual Components, such as mixed signal high-resolution converters for audio and measurement applications, Libraries of memories and standard cells, Power management networks, Microcontrollers. The strategy is to follow product launches with evolutions addressing future needs, emphasizing resilience to noise and drastic reductions of power-consumption at SoC level, thanks to their own missing EDA solutions enabling Support Engineering with Application Hardware Modeling as well as early Power and Noise assessment, plus engineering assistance for Risk Control
Related Semiconductor IP
- Standard Cell Library, Low Voltaage TSMC N3P
- SMIC 0.13um 6 track High Density Standard Cell Library - HVT,1.2v operating voltage
- 6 track High Density standard cell library at TSMC 180nm
- Ultra High Density 6-track Standard Cell library - TSMC 65nm 65LP LP / GP / ULP, supports 60/65/70nm channel length
- High Performance & High Density 10 - track Standard Cell library - TSMC 55nm 55LP / LP_eF / ULP / ULP_eF / GP, supports 60/65/70nm channel length
Related News
- eWBM selects Dolphin Integration's Single port SRAM and thick oxide standard cell library at GF 55 LPx
- Alphacore To Develop Rad-Hard CMOS Standard Cell Library, Meeting DOD Standards, For U.S. Navy
- Agile Analog launches new Digital Standard Cell Library
- SilTerra Leverages Silvaco's Library Characterization and Optimization Tools to Boost Efficiency in the Development of its Foundry Standard Cell IPs
Latest News
- HPC customer engages Sondrel for high end chip design
- PCI-SIG’s Al Yanes on PCIe 7.0, HPC, and the Future of Interconnects
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- Cadence Unveils Arm-Based System Chiplet
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers