Silvaco’s low voltage Standard Cell Library for the TSMC N3P process represents a breakthrough in power efficiency for high performance SoC designs. A nominal operating voltage of 0.75 V coupled with a low voltage
operation of 0.45 V, Silvaco’s N3P Standard Cell Libraries enable designers the greatest flexibility in managing the power efficiency for any design.
Standard Cell Library, Low Voltaage TSMC N3P
Overview
Key Features
- Nominal voltage of 0.75 V +/-10 %
- Low voltage of 0.45 V +/-10 %
- Track height: 7.5T
- Operating temperature: -40°C to 125°C
- Extensive cell set with fine grained drive strengths
- Optimized for performance and yield with Silvaco tools
- Library augmented with over 150 cells optimized for
- performance at 0.45 V
Deliverables
- Views
- Verilog gate-level
- Liberty Files (timing and power)
- GDSII
- LVS Netlist
- Datasheet
Technical Specifications
Foundry, Node
TSMC, 3nm
Maturity
Pre-silicon
Availability
Now
Related IPs
- SMIC 0.13um General Process, 1.2V/2.5V Standard Cell Library
- SMIC 0.13um High Vt Process, 1.2V/2.5V standard cell Library
- SMIC 110nm Mixed Signal UHD RVT Process_x005F_x000D_ Standard Cell Library.
- SMIC 110nm Mixed Signal UHD HVT Process_x005F_x000D_ Standard Cell Library.
- SMIC 110nm Mixed Signal UHD LVT Process_x005F_x000D_ Standard Cell Library.
- SMIC 0.13um Low Leakage UHD RVT_x005F_x000D_ Logic standard cell library, compatible with E-Flash and EEPROM process.