Performance-IP, CEVA Collaborate to Accelerate DSP System Performance
High-Performance L2 Cache from Performance-IP to be Integrated with CEVA’s DSPs
BOSTON, MASS. –– December 12, 2017 –– Performance-IP, the intellectual property (IP) leader in memory interfaces optimization, today announced a collaboration with CEVA to provide high-performance caching capabilities for CEVA’s digital signal processors (DSPs).
Through the collaboration, CEVA can incorporate Performance-IP’s high-performance L2+ Cache with patented Memory Tracker Technology® with any of its DSPs to further improve system performance. Systems that benefit from the combination of L2+ Cache and CEVA DSPs include smartphones running applications such as Enhanced Voice Services (EVS), and multicore homogenous and heterogeneous systems using multiple CEVA cores.
“The incorporation of the L2+ Cache with our DSPs is an excellent method to accelerate the performance of DSP-based applications,” notes Erez Bar-Niv, chief technology officer at CEVA. “We chose to adopt the Performance-IP L2+ Cache technology due to the superior performance improvements we achieved, along with the excellent support provided us through the selection process.”
“Our Memory Tracker Technology adds an additional layer of performance optimization to CEVA’s DSPs with hit rates that largely exceed those of systems based on traditional L2 caches of comparable size,” says Gregory Recupero, Performance-IP’s chief technology officer and founder. “It is a pleasure to cooperate with a leading IP provider like CEVA and we look forward to expanding our relationship.”
Availability
CEVA DSPs enhanced with L2+ Cache are available now and sold through CEVA.
For more information, visit: www.ceva-dsp.com.
About CEVA, Inc.
CEVA is the leading licensor of signal processing IP for a smarter, connected world. We partner with semiconductor companies and OEMs worldwide to create power-efficient, intelligent and connected devices for a range of end markets, including mobile, consumer, automotive, industrial and IoT. Our ultra-low-power IPs for vision, audio, communications and connectivity include comprehensive DSP-based platforms for LTE/LTE-A/5G baseband processing in handsets, infrastructure and machine-to-machine devices, advanced imaging, computer vision and deep learning for any camera-enabled device, audio/voice/speech and ultra-low power always-on/sensing applications for multiple IoT markets. For connectivity, we offer the industry's most widely adopted IPs for Bluetooth (low energy and dual mode), Wi-Fi (802.11 a/b/g/n/ac up to 4x4) and serial storage (SATA and SAS). Visit us at www.ceva-dsp.com and follow us on Twitter, YouTube and LinkedIn.
About Performance-IP, LLC
Performance-IP provides silicon intellectual property (SIP) to improve the memory performance of a system on chip (SoC) by reducing latency between the memory subsystem and the SoC client. Its patent-pending Memory Tracker Technology® is incorporated into Performance-IP’s flagship products allowing system architects to recover lost system performance and reduce power consumption. Performance-IP’s SIP is used worldwide by semiconductor companies. Founded in 2013, it is privately held and funded. Telephone: (781) 561-7300. Email: info@performance-ip.com. Visit the Performance-IP website.
Related Semiconductor IP
- L2 cache option for multicore versions of ARC HS36 and HS38 processors
- AXI system Peripheral IP, Cache Controller, L2 Cache, Soft IP
- Efficient Linux-capable application core with a 9-stage in-order pipeline, an MMU, L1 and L2 caches, and cache coherency
- Efficient microcontroller core with a 5-stage in-order pipeline, privilege modes, an MPU, L1 and L2 caches
- Efficient microcontroller core with a 5-stage in-order pipeline, privilege modes, an FPU, an MPU, L1 and L2 caches
Related News
- Synopsys Expands Portfolio of ARC Processors for Safety-Critical Automotive Applications to Include DSP and Cache Support
- Flex Logix and CEVA Announce First Working Silicon of a DSP with Embedded FPGA to Allow a Flexible/Changeable ISA
- Novatek Adopts CEVA's Latest Sensor Hub DSP for New Multi-sensor IP Camera SoC
- CEVA Announces its Most Powerful and Efficient DSP Architecture to Date, Addressing the Massive Compute Requirements of 5G-Advanced and Beyond
Latest News
- EnSilica to develop quantum-resilient secure processor chip for critical national infrastructure applications backed by £5m UK Government ‘Contract for Innovation’
- CAST Introduces JPEG XL Encoder IP Core for High- Quality, On-Camera Still-Image Compression
- PGC Strengthens Cloud and AI ASIC Acceleration with Synopsys’ Next-Generation Interface and Memory IP on Advanced Nodes
- IntelPro Licenses Ceva Wi-Fi 6 and Bluetooth 5 IPs to Launch AIoT Matter-Ready SoCs
- VeriSilicon and Google Jointly Launch Open-Source Coral NPU IP