Partnership Puts ReRAM in SSDs
Gary Hilson, EETimes
9/27/2017 00:01 AM EDT
TORONTO — Solid state drives (SSDs) are pretty much synonymous with NAND flash, but there have been attempts to use a different persistent memory with varying degrees of success.
Mobiveil Inc. and Crossbar Inc. recently announced they are collaborating to use resistive random access memory (ReRAM) in an SSD. The collaboration will apply Mobiveil's NVMe SSD IP to Crossbar's ReRAM IP blocks. The goal is to enable 10 times more IOPs at one-tenth of the latencies of flash NVME SSDs to speed up access to frequently requested information in large data centers, the companies told EE Times in a joint telephone interview.
Mobiveil CEO Ravi Thummarukudy said the company's NVMe, PCIe and DDR3/4 controllers can easily be adapted to accommodate the Crossbar ReRAM architecture, which is capable of six-million 512B IOPS below 10us latency. He said Mobiveil's NVM Express Controller architecture is designed to optimize link and throughput utilization, latency, reliability, power consumption and silicon footprint, and can be used along with its PCI Express (PCIe) controller and Crossbar's ReRAM controller.
To read the full article, click here
Related Semiconductor IP
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
- ASIL B Compliant MIPI CSI-2 CSE2 Security Module
- SHA-256 Secure Hash Algorithm IP Core
Related News
- Mobiveil and Avery Design Systems Extend Partnership to Accelerate Design and Verification of NVMe 2.0-Enabled SSD Development
- Tenstorrent unveiled its first-generation compact AI accelerator device designed in partnership with Razer™ today at CES 2026
- Startup Puts AI Core in SSDs
- Lucent puts FPGA logic onto 10-Gbit Ethernet chips
Latest News
- Sofics and Alcyon Photonics Partner to Support Next-Generation Photonic Systems
- QuickLogic Appoints Quantum Leap Solutions as Authorized Sales Representative
- Cadence and NVIDIA Expand Partnership to Reinvent Engineering for the Age of AI and Accelerated Computing
- Cadence and Google Collaborate to Scale AI-Driven Chip Design with ChipStack AI Super Agent on Google Cloud
- Analog Bits Demonstrates Real-Time On-Chip Power Sensing and Delivery on TSMC N2P Process at TSMC 2026 Technology Symposiums