Lucent puts FPGA logic onto 10-Gbit Ethernet chips
Lucent puts FPGA logic onto 10-Gbit Ethernet chips
By Craig Matsumoto, EE Times
November 21, 2000 (10:13 a.m. EST)
URL: http://www.eetimes.com/story/OEG20001120S0044
SAN MATEO, Calif. ( ChipWire) Lucent Technologies Inc.'s Microelectronics Group this week will unveil its first two parts aimed at 10-Gigabit Ethernet, both of which incorporate FPGA logic to accommodate the incomplete 10-Gbit/second standard. The ORLI10G line interface will serve as the connection between a 10-Gbit Ethernet media-access controller and optical transmission and receiving equipment. The chip uses the XBSI serial bus, which so far has been accepted for the 10-Gbit Ethernet standard. It includes 400,000 gates of programmable logic. The ORT82G5 serializer/deserializer (serdes), for its part, features eight channels running at up to 3.125 Gbits/s apiece, and 600,000 gates of programmable logic. Besides being able to run 10-Gbit Ethernet one likely configuration of which would involve four channels of 3.125 Gbits/s each the ORT82G5 can run more slowly f or use in existing equipment, such as the OC-48 (2.5-Gbit/s) switches being deployed in metropolitan networks, said Samir Samhouri, general manager for networking intellectual property at Lucent Microelectronics. Both chips incorporate Lucent's Orca Series 4 FPGA architecture. The programmable logic will allow customers to alter the way the chips interface with higher-speed components, such as lasers, said Barry Britton, Lucent Microelectronics' director of marketing. Buffering, for example, will vary from vendor to vendor, he said. Shifting standard In addition, the inclusion of FPGA gates allows for changes in the IEEE-802.3ae standard for 10-Gbit Ethernet, which is still in the drafting process. The parts represent Lucent's ongoing efforts to meld FPGA gates with standard-cell logic to produce programmable standard parts. The idea is being pursued by several companies, but Lucent hopes to gain an edge by exploiting its in-house arsenal of silicon cores and the company's system-level heritage (see Aug. 18 story). In addition, Lucent already is planning for the 40-Gbit/s versions of the ORLI10G and ORT82G5, Samhouri said. Standard CMOS devices are expected to be insufficient for those speeds; Samhouri wouldn't disclose Lucent's plans but confirmed that materials such as silicon germanium were "part of what we're working on." Software for the ORLI10G and ORT82G5 will be available in December, Samhouri said. The software will be based on Lucent's Orca Foundry tools for FPGAs. The ORLI10G and ORT82G5 are expected to begin sampling in January and March, respectively; volume shipments are expected roughly two months later, Britton said. The ORLI10G will be priced at $195 each and the ORT82G5 at $365 each, both in quantities of 50,000.
Related Semiconductor IP
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- 10-bit Pipeline ADC - Tower 180 nm
- Simulation VIP for Ethernet UEC
- Automotive Grade PLLs, Oscillators, SerDes PMAs, LVDS/CML IP
- CAN-FD Controller
Related News
- Intel Agilex I-Series FPGA: REFLEX CES launches a brand new board with 400 Gigabit Ethernet capability
- Logic Design Solutions Launches NVME Host IP on Xilinx Ultrascale & Ultrascale Plus FPGA
- CHIPS Alliance Forms F4PGA Workgroup to Accelerate Adoption of Open Source FPGA Tooling
- Milk-V Launches Milk-V Vega, the World's First RISC-V Open Source 10 Gigabit Ethernet Switch
Latest News
- Qualitas Semiconductor Demonstrates Live of PCIe Gen 6.0 PHY and UCIe v2.0 Solutions at ICCAD 2025
- WAVE-N v2: Chips&Media’s Custom NPU Retains 16-bit FP for Superior Efficiency at High TOPS
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms
- M31 Debuts at ICCAD 2025, Empowering the Next Generation of AI Chips with High-Performance, Low-Power IP