Paradigm Works Releases RegWorks Spec2Reg as Free, Open Source Software
Andover, MA, November 17, 2009 — Paradigm Works, Inc., a world-class leader in ASIC and FPGA software and development services, today announced that it has released its RegWorks™ Spec2Reg tool as Free Open Source Software (FOSS) for the chip development community. Spec2Reg provides development teams a fully automated path for taking register definitions from design specification to verification implementation.
The current release of RegWorks Spec2Reg includes predefined templates that enable project teams to translate their Microsoft Word based register definitions to Synopsys' Register Abstraction Layer Format(RALF). The RALF file can then be used to auto-generate requisite SystemVerilog classes for the defined register set.
In addition to the RALF-enabled templates provided with Spec2Reg, Paradigm Works has made the tool fully flexible such that it can output any desired register file format. Development teams can leverage this flexibility by creating Microsoft Word based templates for their project's specific register file output format.
Feel free to contact us or download RegWorks Spec2Reg to understand why other industry-leading companies are using Spec2Reg on their chip development projects. The datasheet is available for circulation to your project team.
Related Semiconductor IP
- SHA-256 Secure Hash Algorithm IP Core
- EdDSA Curve25519 signature generation engine
- DeWarp IP
- 6-bit, 12 GSPS Flash ADC - GlobalFoundries 22nm
- LunaNet AFS LDPC Encoder and Decoder IP Core
Related News
- State-of-the-art Analog Virtual Component proves the Silicon IP paradigm works <!-- dolphin integration -->
- Mentor Graphics Selects Paradigm Works to Aid Development Verification Component Toolkits it will deliver with its Inventra Intellectual Property
- Paradigm Works Announces VMM 1.0 enhancements to its SystemVerilog FrameWorks VMM Template Generator software
- Paradigm Works Distributes ReleaseWorks As Free, Open Source Software
Latest News
- Rebellions Collaborates with SK Telecom and Arm Targeting Sovereign AI and Telecom Infrastructure
- Sarcina Launches UCIe-A/S Packaging IP to Accelerate Chiplet Architectures
- BrainChip Unveils Radar Reference Platform to Bridge the ‘Identification Gap’ in Edge AI
- Siemens accelerates AI chip verification to trillion‑cycle scale with NVIDIA technology
- SiFive Raises $400 Million to Accelerate High-Performance RISC-V Data Center Solutions; Company Valuation Now Stands at $3.65 Billion