Paradigm Works Announces VMM 1.0 enhancements to its SystemVerilog FrameWorks VMM Template Generator software
Andover, MA -- May 4, 2009 --
Paradigm Works, Inc., a world-class leader in ASIC and FPGA technology and development services, today announced VMM 1.0 enhancements to its SystemVerilog FrameWorks™ VMM Template Generator software. The VMM Template Generator takes user input parameters and automatically creates a functional framework for an VMM compliant verification environment. Today's release includes enhanced features such as:
- Integration with VMM Open Source Library
- User Defined Base Class Support
- Runs on Both VCS and Questa
- Best Practice VIP Structure for Easy Customization and Reuse
- Testbench with Scoreboard Wrapper and Shutdown Manager Wrapper for Maximum Reusability
- User Guide to Assist Customization of the Generated Testbench
Verification teams at all experience levels will find that this tool enables the rapid adoption, implementation and the consistent scaling of the VMM methodology across team and corporate boundaries. Teams with technical leadership concentrated in one or a few geographical locations will find the VMM Template Generator particularly useful for scaling their expertise and ensuring consistency across physically distinct sites and individuals with varying degrees of expertise.
The SystemVerilog FrameWorks™ VMM Template Generator is available for free! Click here to create your VMM environment!
Coming Soon!
- VMM 1.1 Support!
- Release as an Open Source package via SourceForge.net!
Related Semiconductor IP
- ReRAM NVM in DB HiTek 130nm BCD
- UFS 5.0 Host Controller IP
- PDM Receiver/PDM-to-PCM Converter
- Voltage and Temperature Sensor with integrated ADC - GlobalFoundries® 22FDX®
- 8MHz / 40MHz Pierce Oscillator - X-FAB XT018-0.18µm
Related News
- SystemVerilog FrameWorks VMM Template Generator Upgraded for VMM 1.1
- Paradigm Works Announces SystemVerilog FrameWorks Template Generator Support for UVM
- eInfochips announces DDR2 SDRAM SystemVerilog & VMM based Memory Model Generator Tool
- Silicon Interfaces announces the release of its Verification Methodology Manual (VMM) based USB 2.0 SystemVerilog Verification IP
Latest News
- EDGEAI to Revolutionize Smart Metering with BrainChip Akida 2 License
- IC Manage Advances GDP-XL to GDP-AI — Boosting Designer Efficiency and Accelerating Workflows
- Safe and Secure Technologies, the new BSC and UPC spin-off that will design chips for critical sectors where “failure is not an option”
- CHERI-Mocha memory-safe compute subsystem is now open
- GlobalFoundries Files Patent Infringement Lawsuits Against Tower Semiconductor to Protect High-Performance American Chip Innovation