Orthogone Technologies Releases ULL FPGA Framework v1.7 — Accelerating Real-Time Performance and FPGA System Reliability
Montreal, Canada – December 11, 2025 – Orthogone Technologies, a leading provider of ultra-low-latency FPGA IP and engineering solutions, proudly announces the release of ULL FPGA Framework v1.7, the latest evolution of its high-performance framework designed to push hardware acceleration and real-time responsiveness to new heights.
This new version introduces advanced capabilities that further enhance deterministic performance, system uptime, and latency consistency—key for industries such as high-frequency trading (HFT), telecommunications, and high-performance computing (HPC) and AI systems.
Key enhancements include:
- Tx pre-filled buffers enabling instant data availability and faster real-time response times
- Cache warmup feature to ensure faster PCIe transfers and minimize latency jitter during continuous operation
- FPGA Hot Reboot, allowing FPGA reprogramming without requiring a full server restart, minimizing downtime and improving system reliability
- Support for Vivado™ 2025.1 and XSIM, keeping development workflows aligned with the latest FPGA toolchain updates
- Full Ubuntu support, ensuring seamless compatibility across Linux-based design environments
“With version 1.7, we’re continuing to refine the performance envelope of our ULL FPGA Framework—making it faster, more stable, and even more developer-friendly. The new features, such as Tx pre-filled buffers and FPGA hot reboot, give our customers the power to achieve instant responsiveness and zero downtime, critical for applications that can’t afford a single missed packet or delayed transaction” Alexandre Raymond, CTO at Orthogone Technologies.
Building on the foundation set by version 1.6—which introduced support for AMD Alveo™ UL3524 and UL3422 platforms and enhanced 10G TCP/UDP IP cores—version 1.7 continues Orthogone’s mission to deliver best-in-class FPGA frameworks that combine ultra-low latency performance with production-ready robustness.
Availability
The ULL FPGA Framework v1.7 is now available for all new and existing customers. Organizations with active support agreements will receive access to the latest release automatically.
About Orthogone Technologies
Orthogone Technologies is a leading provider of ultra-low latency FPGA solutions, specializing in IP cores that drive high-performance computing for financial technology, telecommunications, and AI-driven applications. Through its 18 years of activity and through its R&D investments, Orthogone has consistently been praised by its customers for its outstanding product quality and delivery capabilities as well as responsive support. While there are many providers of FPGA-based NICs, only some have the experience of Orthogone in ultra-low latency applications combined with hardware, FPGA and software expertise required to develop ultra-low latency reconfigurable computing solutions and advanced networking equipment.
Related Semiconductor IP
- 10-Gbps Ultra-Low Latency Ethernet MAC and PCS
- ULL PCIe DMA Controller
- ULL TCP/IP, UDP/IP Offload Engine
- Ultra-Low-Power LPDDR3/LPDDR2/DDR3L Combo Subsystem
- 1G BASE-T Ethernet Verification IP
Related News
- Orthogone Technologies unveils major upgrade to its ULL FPGA Framework to push hardware performance and latency optimization to new heights
- Orthogone Technologies Announces Strategic Distribution Partnership with Mettlesemi Systems and Technologies to Deliver Ultra-Low Latency FPGA Solutions in India and key Asia-Pacific Markets.
- Alcatel Licenses Hantro’s Multimedia Framework Based Video Technology for Integration in its Future Mobile Phones
- Agere Systems Drives Mass-Market Evolution for Enhanced- Feature Mobile Phones with New Advanced Multimedia Framework
Latest News
- Arteris to Expand Portfolio with Acquisition of Cycuity, a Leader in Semiconductor Cybersecurity Assurance
- Siemens and GlobalFoundries collaborate to deploy AI-driven manufacturing to strengthen global semiconductor supply
- Quintauris and SiFive Announce Partnership to Advance RISC-V Ecosystem Development
- JEDEC Prepares SPHBM4 Standard to Deliver HBM4-Level Throughput with Reduced Pin Count
- Orthogone Technologies Releases ULL FPGA Framework v1.7 — Accelerating Real-Time Performance and FPGA System Reliability