OneSpin Solutions Announces 360 MV-Based Formal Verification Environment Adopted by Renesas Electronics Microcontroller Platforms
New Environment Enables 50x Speedup in MCU Performance Testing Time Compared to Simulation-Based Verification
MUNICH, Germany, TOKYO, Japan and SUNNYVALE, Calif. – May 16, 2011 – OneSpin Solutions, an EDA company that provides innovative formal assertion-based verification solutions, today announced the adoption of its functional verification environment based on the OneSpin 360MV formal verification solution for Renesas Electronics’ microcontroller (MCU) platforms. The new environment has proven to be 50x faster than simulation-based verification for testing the performance of an MCU; applying it to the platform development flow enables Renesas Electronics more rapid development of high-quality MCU products than before.
OneSpin 360 MV met Renesas Electronics’ requirement for a verification solution capable of quickly checking connections – such as bus transactions – between blocks that comprise the MCU platform at the chip level. In addition, it met Renesas Electronics’ need for an easy-to-read property description format that makes it simple to understand the specification from the description, together with a high performance functional verification tool for platform development. As a new scheme to address these needs, OneSpin’s 360 MV solution provides an SVA library (Operational ABV) for the operational modeling layer that is specifically targeted to ease the capture of entire timing diagrams in a single assertion. It also offers sufficient capacity and performance to handle verification efficiently from the block level up to the chip level.
According to Kazutami Arimoto, General Manager, System Core Development Division of Renesas Electronics Corporation, "We were looking for a verification method that significantly increases the performance of our functional verification for the MCU platforms. We selected OneSpin’s 360 MV technology because it provides the best solution for our needs for advanced capabilities to enable functional verification during the product deployment phase of platform development in a significantly shorter timeframe than logic simulation. The ease of use of Operational ABV, combined with the capacity and performance of 360 MV, saves significant effort in the Renesas Electronics functional verification flow compared to logic simulation.”
Peter Feist, CEO of OneSpin Solutions, said, “Developing assertions has never been simpler. Using the OneSpin 360 MV solution, engineers now can express entire timing diagrams intuitively and concisely with only a single day of training. We are pleased that Renesas has used 360 MV to build a formal verification environment for MCU platforms, to achieve a superior verification quality – and do so much faster than traditional verification approaches.”
About OneSpin Solutions
Electronic Design Automation (EDA) company OneSpin Solutions delivers award-winning, highest-capacity formal verification solutions that ease and speed the functional verification of complex ASIC and FPGA designs. OneSpin’s 360 MV solutions enable unprecedented verification coverage and productivity through patented formal coverage analysis. For further information please visit http://www.onespin-solutions.com/ or email info@onespin-solutions.com.
Related Semiconductor IP
- SoC Security Platform / Hardware Root of Trust
- SPI to AHB-Lite Bridge
- Octal SPI Master/Slave Controller
- I2C and SPI Master/Slave Controller
- AHB/AXI4-Lite to AXI4-Stream Bridge
Related News
- OneSpin Solutions Enters EDA Market with Breakthrough Formal Verification Solution; OneSpin 360 Module Verifier First to Enable True Functional Sign-off and Risk-Free IP Reuse
- OneSpin Solutions Adds Formal Fault Qualification Analysis to Safety Critical Apps Portfolio; Will Demonstrate OneSpin 360 Qualify at DAC
- Codasip adopts Siemens' OneSpin tools for formal verification
- OneSpin Enhanced 360 Module Verifier Delivers Industry's Firt Complete Multi-Configuration IP Verification Solution
Latest News
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- The world’s first open source security chip hits production with Google
- ZeroPoint Technologies Unveils Groundbreaking Compression Solution to Increase Foundational Model Addressable Memory by 50%
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- AheadComputing Raises $21.5M Seed Round and Introduces Breakthrough Microprocessor Architecture Designed for Next Era of General-Purpose Computing