nSys announces the release of PCI Express nVS-V, a verification solution for PCI Express in verilog
Announces immediate availability of a complete suite of verification solutions for PCI Express
INTEL DEVELOPER FORUM, SAN JOSE, Calif., Feb. 18, 2003– Netsys Software Pvt. Ltd. (nSys), a solution provider for emerging standards, today announced the availability of its PCI Express Verification Solution called the PCI Express nVS-V, based on Verilog. nSys had announced the availability of PCI Express nVS-OV, its OpenVera based PCI Express Verification Solution in December of last year. The PCI Express nVS are targeted to market segments, such as client, enterprise Intel architecture servers, and embedded and communications devices. The PCI Express nVS significantly reduce the verification time for complex system-on-chip (SoC) designs that are using the PCI Express protocol.
“Both our product offerings for the PCI Express nVS in Verilog as well as OpenVera are tested and validated using the Intel PCI Express bus functional model. Using the PCI Express nVS, customers can create sophisticated and complex verification environments with ease and simulate the real world applications of PCI Express devices,” said Atul Bhatia, Director at nSys. “Because of our understanding of PCI Express technology and thoroughness in developing the IP, customers can test the entire functionality of their PCI Express interfaces without having to write a single line of code.”
“Pre silicon verification tools help speed time to market product development on PCI Express technology” said Jason Ziller, technology manager for Intel’s Corporate Technology Group. “With the broad momentum for PCI Express product development across desktop, mobile, server and communications market segments, a complete suite of verification solutions provides developers the critical tools required for efficient design.”
The PCI Express nVS are backed by an efficient and knowledgeable customer support team. The PCI Express nVS come with a rich set of features including:
- Support for all types of PCI Express verification devices: root complex (RC), endpoints, switch, PCI Express-PCI Bridge
- Tests entire functionality of an interface without writing a single line of code
- Support for multiple instantiation in different modes to create complex verification environment
- Generating and driving bus traffic as a PCI Express requester and responding transactions as a PCI Express completer
- Supports all transaction layer, data link layer and physical layer functionality as defined in PCI Express specifications version 1.0
- Injecting and detecting errors related to different PCI Express layers
- Exhaustive built-in Test Suites such as Random Tests, Directed Tests, Error Tests & Compliance tests
- Programmable Monitor and Checker
- Consistency of interface, installation, operation and documentation across nSys family of nVS
- Extensive support for functional coverage such as closed loop testing, cross coverage based on all the variables parameters and accumulated coverage across multiple stimulation runs in the PCI Express nVS-OV, the OpenVera version
- Experienced support team for help in integration or customization as well as development of user specific verification solution
For a complete listing of features and pricing of the PCI Express nVS, please visit the nSys web site at http://www.nsysinc.com/products.html
Availability
The PCI Express nVS-V for Verilog and PCI Express nVS-OV for OpenVera are available immediately. The nVS Verification Solutions ship with full documentation and example configurations for SoC verification environments. nSys also offers verification consulting services to its customers.
About nSys
nSys provides flexible solutions to reduce time-to-market for its customers by addressing their verification needs for SoC development. By leveraging its vast experience in standards-based product development, the nSys team creates verification solutions that solve the most challenging functional verification problems in the world. The nSys solution is in the form of services based on specialized knowledge of standards and tools or services backed by verification IP developed by nSys. To learn more, visit http://www.nsysinc.com.
All other trademarks or registered trademarks mentioned in this release are the intellectual property of their respective owners.
Related Semiconductor IP
- Root of Trust (RoT)
- Fixed Point Doppler Channel IP core
- Multi-protocol wireless plaform integrating Bluetooth Dual Mode, IEEE 802.15.4 (for Thread, Zigbee and Matter)
- Polyphase Video Scaler
- Compact, low-power, 8bit ADC on GF 22nm FDX
Related News
- NVM Express Delivers 1.2 Specification with New Data Center and Client Features for PCI Express Solid-State Drives
- Mobiveil, Inc. and M31 Technology Announce A Compliant PCI Express PHY and Controller Solution
- Truechip announces first customer shipment of PCI Express Gen3 Comprehensive Verification IP (CVIP)
- Mobiveil Teams With Semtech to Provide SoC Designers a Verified PCI Express(R) 3.0 Controller and PCI Express 3.0 PHY IP Solution
Latest News
- How hardware-assisted verification (HAV) transforms EDA workflows
- BrainChip Provides Low-Power Neuromorphic Processing for Quantum Ventura’s Cyberthreat Intelligence Tool
- Ultra Accelerator Link Consortium (UALink) Welcomes Alibaba, Apple and Synopsys to Board of Directors
- CAST to Enter the Post-Quantum Cryptography Era with New KiviPQC-KEM IP Core
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology