Truechip announces first customer shipment of PCI Express Gen3 Comprehensive Verification IP (CVIP)
January 20, 2015 - Truechip Solutions, the verification IP specialist, announced that it has shipped early adopter version of its PCI Express Gen3 Comprehensive Verification IP (CVIP) to its partners in the early adoption program.
This CVIP is natively developed in SystemVerilog (UVM) and is architected such that a single VIP is able to provide comprehensive, seamless Block, SoC and System Level Verification across dynamic simulation, assertion based dynamic and formal verification, as well as support for hardware acceleration and emulation. The CVIP is compatible with all industry leading simulators and hardware platforms.
Nitin Kishore, CEO of Truechip, said in a statement, "The PCI Express Gen3 CVIP is our second major product release of 2015, and it clearly demonstrates our commitment to significantly enhance our product portfolio this year. This CVIP release will help us grow our market segment share at existing customers, as well as help drive growth.”
To try out any of Truechip's high quality VIPs or experience industry's first 24X5 support, please visit www.truechip.net.
Truechip is also a member of MIPI Alliance. MIPI Allianjce is a global, collaborative organization comprised of companies that span the mobile ecosystem and are committed to defining and promoting interface specifications for mobile devices.
Related Semiconductor IP
- NFC wireless interface supporting ISO14443 A and B with EEPROM on SMIC 180nm
- DDR5 MRDIMM PHY and Controller
- RVA23, Multi-cluster, Hypervisor and Android
- HBM4E PHY and controller
- LZ4/Snappy Data Compressor
Related News
- Xilinx Integrated Block for the PCI Express Gen3 Standard Accelerates Productivity and Increases System Performance
- Mentor Graphics Delivers Emulation Solutions for the Verification of PCI Express Gen3 Products
- PLDA announces enhanced SR-IOV support in their XpressRICH3 PCI Express Gen3 IP Solution, providing up to 512 virtual functions on a single PCIe instance
- Northwest Logic's PCI Express Gen3 Core and S2C's Virtex-7 ASIC Prototyping Platform fully validated together
Latest News
- CAST Releases First Dual LZ4 and Snappy Lossless Data Compression IP Core
- Arteris Wins “AI Engineering Innovation Award” at the 2025 AI Breakthrough Awards
- SEMI Forecasts 69% Growth in Advanced Chipmaking Capacity Through 2028 Due to AI
- eMemory’s NeoFuse OTP Qualifies on TSMC’s N3P Process, Enabling Secure Memory for Advanced AI and HPC Chips
- AIREV and Tenstorrent Unite to Launch Advanced Agentic AI Stack