Truechip announces first customer shipment of PCI Express Gen3 Comprehensive Verification IP (CVIP)
January 20, 2015 - Truechip Solutions, the verification IP specialist, announced that it has shipped early adopter version of its PCI Express Gen3 Comprehensive Verification IP (CVIP) to its partners in the early adoption program.
This CVIP is natively developed in SystemVerilog (UVM) and is architected such that a single VIP is able to provide comprehensive, seamless Block, SoC and System Level Verification across dynamic simulation, assertion based dynamic and formal verification, as well as support for hardware acceleration and emulation. The CVIP is compatible with all industry leading simulators and hardware platforms.
Nitin Kishore, CEO of Truechip, said in a statement, "The PCI Express Gen3 CVIP is our second major product release of 2015, and it clearly demonstrates our commitment to significantly enhance our product portfolio this year. This CVIP release will help us grow our market segment share at existing customers, as well as help drive growth.”
To try out any of Truechip's high quality VIPs or experience industry's first 24X5 support, please visit www.truechip.net.
Truechip is also a member of MIPI Alliance. MIPI Allianjce is a global, collaborative organization comprised of companies that span the mobile ecosystem and are committed to defining and promoting interface specifications for mobile devices.
Related Semiconductor IP
- UCIe Chiplet PHY & Controller
- MIPI D-PHY1.2 CSI/DSI TX and RX
- Low-Power ISP
- eMMC/SD/SDIO Combo IP
- DP/eDP
Related News
- PLDA Announces Live PCI Express Gen3 x8 Demo Running on Xilinx Kintex-7 FPGA
- Xilinx Integrated Block for the PCI Express Gen3 Standard Accelerates Productivity and Increases System Performance
- Mentor Graphics Delivers Emulation Solutions for the Verification of PCI Express Gen3 Products
- PLDA announces enhanced SR-IOV support in their XpressRICH3 PCI Express Gen3 IP Solution, providing up to 512 virtual functions on a single PCIe instance
Latest News
- Frontgrade Gaisler and wolfSSL Collaborate to Enhance Cybersecurity in Space Applications
- Digital Core Design Unveils DPSI5 - The Next-Generation IP Core for PSI5 Communication
- Matrox Video and intoPIX Expand Interoperable IPMX & ST 2110 Solutions with JPEG XS Innovation at NAB 2025
- HCLTech joins Samsung Advanced Foundry Ecosystem as a Design Solution Partner
- TeraSignal to Showcase Retimer-Less PCIe 6.0 over Optics Featuring Synopsys IP at OFC 2025