Next acquisition target for MIPS: DSP core?
Junko Yoshida, EE Times
(08/31/2007 1:41 PM EDT)
NEW YORK — What's the next acquisition target for MIPS Technologies?
While keeping his cards close to the vest, MIPS CEO John Bourgoin hinted in an interview with EE Times this week that a DSP core company may be next.
With its acquisition of Chipidea Microelectronica, MIPS now owns not only processor cores—its bailiwick—but also analog and mixed-signal IP from Chipidea. All will be used to address the wireless, digital consumer and connectivity markets.
"MIPS should absolutely put a priority on developing complete MPU plus mixed signal subsystem IP products," said Gartner Group analyst Christian Heidarson. "If MIPS can shield mixed-signal integration issues from the SoC designer, this would be of tremendous value."
The deal brings MIPS more of the technology pieces it will need to become a supplier of virtual systems-on-chip, but the company has a ways to go yet.
(08/31/2007 1:41 PM EDT)
NEW YORK — What's the next acquisition target for MIPS Technologies?
While keeping his cards close to the vest, MIPS CEO John Bourgoin hinted in an interview with EE Times this week that a DSP core company may be next.
With its acquisition of Chipidea Microelectronica, MIPS now owns not only processor cores—its bailiwick—but also analog and mixed-signal IP from Chipidea. All will be used to address the wireless, digital consumer and connectivity markets.
"MIPS should absolutely put a priority on developing complete MPU plus mixed signal subsystem IP products," said Gartner Group analyst Christian Heidarson. "If MIPS can shield mixed-signal integration issues from the SoC designer, this would be of tremendous value."
The deal brings MIPS more of the technology pieces it will need to become a supplier of virtual systems-on-chip, but the company has a ways to go yet.
To read the full article, click here
Related Semiconductor IP
- 10-bit Pipeline ADC - Tower 180 nm
- Simulation VIP for Ethernet UEC
- CAN-FD Controller
- Bluetooth® Low Energy 6.2 PHY IP with Channel Sounding
- Simulation VIP for UALink
Related News
- DSP Group Strengthens its Position in Rapidly Growing Headset Market with Acquisition of SoundChip SA
- MIPS Partners With Mobileye to Accelerate Next Generation Autonomous Driving Technologies and Advanced Driver Assistance Systems
- Qualcomm’s Alphawave Acquisition Targets Data Centers and AI, But What’s Next?
- VeriSilicon Expands DSP Portfolio with Silicon-Proven ZSP5000 Vision Core Series for Edge Intelligence
Latest News
- WAVE-N v2: Chips&Media’s Custom NPU Retains 16-bit FP for Superior Efficiency at High TOPS
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms
- M31 Debuts at ICCAD 2025, Empowering the Next Generation of AI Chips with High-Performance, Low-Power IP
- Perceptia Begins Port of pPLL03 to Samsung 14nm Process Technology