New PCI-X specification introduced
New PCI-X specification introduced
By Jack Robertson, EBN
February 5, 2002 (5:00 p.m. EST)
URL: http://www.eetimes.com/story/OEG20020205S0021
The PCI-X 2.0 draft specification to increase the I/O standard's speed to 533-megatransfers a second was introduced Tuesday at the Server I/O conference in Monterey, Calif. The new spec uses double-data-rate and quad-data-rate techniques to dramatically increase the PCI bus bandwidth to 2.1 Gigabytes/second or 4.3 Gbytes/sec. PCI-X 2.0 has been endorsed by AMD, Compaq, Fujitsu Siemens, Hewlett-Packard, IBM, Intel and Server Works. It will interface with adapter cards for Gigabit Ethernet, 10-Gbit Fibre Channel, Ultra640 SCSI, Serial Attached SCSI, Serial ATA, 4X Infiniband, RAID and cluster interconnects. The draft will be submitted to the full PCI-SIG membership for review this quarter and if approved would be released to the industry in Q2 '02. In addition to higher speed, PCI-X 2.0 will also include error checking and correction. It is backwardly compatible with previous PCI standards. Further details of the standard will be available later this week when a presentation at Server I/O Conference will be posted on the organization's web site.
Related Semiconductor IP
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- 10-bit Pipeline ADC - Tower 180 nm
- NoC Verification IP
- Simulation VIP for Ethernet UEC
- Automotive Grade PLLs, Oscillators, SerDes PMAs, LVDS/CML IP
Related News
- NVM Express Delivers 1.2 Specification with New Data Center and Client Features for PCI Express Solid-State Drives
- PCI-SIG Publishes PCI Express 4.0, Revision 0.9 Specification
- PCI-SIG Achieves 32GT/s with New PCI Express 5.0 Specification
- PCI-SIG Announces Upcoming PCI Express 6.0 Specification to Reach 64 GT/s
Latest News
- Presto Engineering Group Acquires Garfield Microelectronics Ltd, Creating Europe’s Most Comprehensive ASIC Design to Production One-Stop-Shop
- Qualitas Semiconductor Demonstrates Live of PCIe Gen 6.0 PHY and UCIe v2.0 Solutions at ICCAD 2025
- WAVE-N v2: Chips&Media’s Custom NPU Retains 16-bit FP for Superior Efficiency at High TOPS
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms