New Architectures Bringing AI to the Edge
By Dylan McGrath, EETimes
October 31, 2018
SAN FRANCISCO — As artificial intelligence (AI) capability moves from the cloud to edge, it is inevitable that chipmakers will find ways to implement AI functions like neural-network processing and voice recognition in smaller, more efficient, and cost-effective devices.
The big, expensive AI accelerators that perform tasks back in the data center aren’t going to cut it for edge node devices. Battle lines are being drawn among various devices — including CPUs, GPUs, FPGAs, DSPs, and even microcontrollers — to implement AI at the edge with the required footprint, price point, and power efficiency for given applications.
To that end, a pair of intriguing architectures created specifically for implementing AI at the edge are being introduced at the Linley Processor Conference on Tuesday by Cadence Design Systems and Flex Logix Technologies. Both focus on bringing AI functionality into edge node devices with an emphasis on reducing the memory footprint.
To read the full article, click here
Related Semiconductor IP
- Flash Memory LDPC Decoder IP Core
- USB 4.0 V2 PHY - 4TX/2RX, TSMC N3P , North/South Poly Orientation
- ApSRAM Controller
- FH-OFDM Modem
- NFC wireless interface supporting ISO14443 A and B with EEPROM on SMIC 180nm
Related News
- Hailo Closes New $120 Million Funding Round and Debuts Hailo-10, A New Powerful AI Accelerator Bringing Generative AI to Edge Devices
- Panmnesia Kicks off $30M Project to Redefine AI Infrastructure with Chiplets, Manycore Architectures, In-Memory Processing, and CXL
- See the 2025 Best Edge AI Processor IP at the Embedded Vision Summit
- Siemens leverages AI to close industry’s IC verification productivity gap in new Questa One smart verification solution
Latest News
- Tata Elxsi and Synopsys Collaborate to Accelerate Software-Defined Vehicle Development through Advanced ECU Virtualization Capabilities
- Arasan Announces immediate availability of its Total IP for Embedded USB2 (eUSB2) with Controller and PHY
- IC’Alps Joins GlobalFoundries GlobalSolutions™ Ecosystem to Accelerate ASIC Development
- Lossless Data Compression Webinar: Choosing Algorithms and IP Core Accelerators
- Akeana kicks off business development program with Intralink in China