NeoMagic Selects Denali's Verification IP Products for Chip Development Efforts
PALO ALTO, Calif. -- Nov. 29, 2005
-- Denali Software's verification intellectual property (IP) products have been selected by NeoMagic(TM) Corporation for use in its chip design and verification efforts, it was announced today.
NeoMagic Corporation (Nasdaq: NMGC - News) is a pioneer in developing solutions for multimedia-rich mobile phones and other mobile systems. Its engineers use Denali's PureSpec(TM) verification software to model and simulate interactions between its chips and other devices in the target system to ensure a high-quality end-user experience.
"Our customers demand high-quality, ultra high-reliability system on chips that utilize leading-edge interface standards," notes Dr. Sudhir Chandratreya, NeoMagic's vice president of VLSI Design Engineering. "Functional verification of these systems is critical, especially for chip-to-chip protocols, which is why we chose Denali. The quality and completeness of its verification IP enables us to produce a high-quality product on time."
Denali's PureSpec is the most widely used verification IP product for functional verification of standard interfaces such as PCI Express, USB, SATA, CE-ATA, and Ethernet. PureSpec includes configurable bus functional models (BFM), protocol monitors, and complete assertion library that enable NeoMagic to verify its chip interfaces for compliance with the specification and interoperability of its devices.
"We are impressed by the quality and expertise of NeoMagic's engineering team, says David Lin, vice president of product marketing at Denali. "They have developed some great technology for addressing a demanding application space. It has been a pleasure working with them, and we look forward to engaging in many more designs with NeoMagic."
About Denali Software
Denali Software Inc. is the world's leading provider of Engineering Design Automation (EDA) and Intellectual Property (IP) products for design and verification of semiconductor chip interfaces. Denali's Databahn(TM) and Dataplex(TM) IP products provide control and optimal data throughput for external DRAM and Flash memory devices. The PureSpec(TM) and MMAV(TM) verification IP products support all standard interfaces, including DRAM, Flash, PCI Express, ASI, AMBA, USB, Ethernet, Serial ATA, and CE-ATA. Denali's Blueprint product provides complete solution for on-chip register design and management. For more information, visit Denali at http://www.denali.com , call +1-650-461-7200.
About NeoMagic
NeoMagic Corporation, based in Santa Clara, California, enables new generations of mobile systems with its Multimedia Processors that are designed to offer the lowest power, smallest form-factor and best multimedia features and performance. The company is a pioneer in the integration of complex logic, memory and analog circuits into single-chip solutions. Information on the company may be found on the World Wide Web at www.neomagic.com.
Related Semiconductor IP
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- 10-bit Pipeline ADC - Tower 180 nm
- Simulation VIP for Ethernet UEC
- Automotive Grade PLLs, Oscillators, SerDes PMAs, LVDS/CML IP
- CAN-FD Controller
Related News
- Chip Interfaces, through its JESD204C IP, supports Extoll’s collaboration in the development of Eridan’s next-generation ASIC
- Truechip Introduces Automation Products - NoC Verification and NoC Performance - for Revolutionizing the Verification Spectrum
- Cadence Unveils Palladium Z3 and Protium X3 Systems to Usher in a New Era of Accelerated Verification, Software Development and Digital Twins
- NEO Semiconductor Announces the Development of its 3D X-AI Chip; Targeted to Replace Existing HBM Chips and Solve Data Bus Bottlenecks
Latest News
- Qualitas Semiconductor Demonstrates Live of PCIe Gen 6.0 PHY and UCIe v2.0 Solutions at ICCAD 2025
- WAVE-N v2: Chips&Media’s Custom NPU Retains 16-bit FP for Superior Efficiency at High TOPS
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms
- M31 Debuts at ICCAD 2025, Empowering the Next Generation of AI Chips with High-Performance, Low-Power IP