TSMC Announces Multi-layer Mask Service
â Taiwan Semiconductor Manufacturing Company, Inc. today announced the foundry industryâs first multi-layer mask service (MLM) for 90nm, 80nm and 65nm advanced process technologies.
MLM service is another mask service TSMC offers beyond multi-project wafer prototyping service, CyberShuttleSM, and normal production tape-out to enable maximum customer flexibility. MLM is especially appropriate for prototyping single or multi-chip verifications or small volume production runs.
The MLM service reduces the number of masks used by placing images with the same mask grade from several mask layers onto one reticle. Consequently, customers only pay for the actual number of reticles made plus the data processing of each mask layer. A special in-fab IT system automates the reticle handling and the wafer process flow. The same wafer acceptance criteria used in normal mask sets are applied so wafers achieve identical process and quality results.
âConfiguring four mask layers onto a single reticle generates the ideal cost-to-performance ratio,â said Ed Chen, senior director of Strategic and Service Marketing at TSMC. âThe savings in mask costs enables our customers to enter advanced technologies with lower NRE investment. We emphasize flexibility so that companies can launch tape-out at anytime and, subsequently can carry out full package or board level development if needed.â he added. As of Q4â07, TSMC has successfully completed and delivered over a score of MLM service runs in 90nm, 80nm and 65nm, across different product segments.
About TSMC
TSMC is the worldâs largest dedicated semiconductor foundry, providing the industryâs leading process technology and the foundry industryâs largest portfolio of process-proven libraries, IP, design tools and reference flows. The Companyâs total managed capacity in 2006 exceeded seven million (8-inch equivalent) wafers, including capacity from two advanced 12-inch GigaFabs, four eight-inch fabs, one six-inch fab, as well as TSMCâs wholly owned subsidiaries, WaferTech and TSMC (Shanghai), and its joint venture fab, SSMC. TSMC is the first foundry to provide 65nm production capabilities. Its corporate headquarters are in Hsinchu, Taiwan. For more information about TSMC please see http://www.tsmc.com.
Related Semiconductor IP
- Simulation VIP for Ethernet UEC
- CAN-FD Controller
- Bluetooth® Low Energy 6.2 PHY IP with Channel Sounding
- Simulation VIP for UALink
- General use, integer-N 4GHz Hybrid Phase Locked Loop on TSMC 28HPC
Related News
- austriamicrosystems Expands CMOS, High-Voltage, High-Voltage Flash and RF Multi Project Wafer Service for Foundry Customers
- Mysticom, UMC Partner to Enable the Development of Highly Integrated, Communications SOCs with Mysticom's 10/100 Ethernet Physical Layer Core
- Physical verification tool makes direct mask link
- Jennic Launch 10G Intelligent Physical Layer Framers to Extend Optical Utilization Capacity
Latest News
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms
- M31 Debuts at ICCAD 2025, Empowering the Next Generation of AI Chips with High-Performance, Low-Power IP
- Perceptia Begins Port of pPLL03 to Samsung 14nm Process Technology
- Spectral Design and Test Inc. and BAE Systems Announce Collaboration in RHBD Memory IP Development