Motorola Adopts Mentor Graphics FormalPro for Verification of Multi-million Gate Cellular Base Station ASICs
WILSONVILLE, Ore., May 22, 2002 - Mentor Graphics Corporation (Nasdaq: MENT) today announced that Motorola's (NYSE: MOT) cellular infrastructure design center has selected the Mentor Graphics® formal verification product, FormalPro™, for the validation of application-specific integrated circuits (ASICs) for its next-generation base stations. The cellular infrastructure design center, located in Fort Worth, Texas, is using FormalPro to verify designs from multiple locations, including Arlington Heights, Ill. and Swindon, UK.
"We have used FormalPro on three designs of up to three million gates, and the tool is enabling us to meet both our aggressive project schedules and high quality goals," said David Mueller, senior resource manager, Base Transceiver Subsystem Center of Excellence, Motorola, Fort Worth, Texas.
As the complexity of integrated circuits grows, the time required to apply the traditional method of gate level simulation becomes prohibitively long. FormalPro uses equivalence checking to prove that a design is functionally equivalent to a previously validated reference design. This technique enables designers to save months in the time taken to verify their designs at all stages of the implementation process, including RTL, synthesis, design-for-test, layout and engineering change orders.
FormalPro's minimal setup requirements save designers time and enable the easy adoption of formal verification technology into any design flow. The tool's unparalleled capacity enables full-chip verification without the need for partitioning. Furthermore, FormalPro's extensive debugging capabilities isolate the exact location of an error and allow design teams to evaluate corrections without having to leave the tool, further saving weeks of design iterations.
"We are delighted that an industry leader such as Motorola's cellular infrastructure design center has selected FormalPro," said Reily Jacoby, FormalPro product line manager at Mentor Graphics. "Their success demonstrates the strength of FormalPro in meeting the most demanding verification challenges."
About Mentor Graphics
Mentor Graphics Corporation (Nasdaq: MENT) is a world leader in electronic hardware and software design solutions, providing products, consulting services and award-winning support for the world's most successful electronics and semiconductor companies. Established in 1981, the company reported revenues over the last 12 months of about $600 million and employs approximately 3,500 people worldwide. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777; Silicon Valley headquarters are located at 1001 Ridder Park Drive, San Jose, California 95131-2314. World Wide Web site: www.mentor.com.
###
Related Semiconductor IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
- High Speed Ethernet 2/4/8-Lane 200G/400G PCS
Related News
- Motorola, Xicor partner in RF power amplifiers for cellular base stations
- MIPI RFFE (RF Front-End Control Interface) v3.0 Master and Slave Controller IP Cores for ultimate control of your RF Front-end Cellular or Base station SoC's with Low Power Consumption and Reduced Latencies
- Mentor Graphics Announces Customizable, Secure End-to-End IoT Solution with Integrated Gateway, Cloud and Edge Devices
- Mentor Graphics expands formal verification's reach with new cross-platform GUI and apps for sequential logic equivalence checking and CDC gate-level analysis
Latest News
- HPC customer engages Sondrel for high end chip design
- PCI-SIG’s Al Yanes on PCIe 7.0, HPC, and the Future of Interconnects
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- Cadence Unveils Arm-Based System Chiplet
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers