MOSAID Licenses QDR II Memory Controller IP to Lead Customer
Design Licensing Group Provides High Speed Interface Solution
OTTAWA, Ontario, Canada - May 3, 2004 - MOSAID Technologies Incorporated (TSX:MSD) today announced the signing of a lead customer for a 333 MHz QDR® II SRAM memory controller IP block targeted at TSMC's 130nm process geometry.
The lead customer has signed a multi-use license for a complete memory controller solution, including the MOSAID QDR II® SRAM Controller, HSTL (High Speed Transceiver Logic) I/O library and DLL (Delay Locked Loop). The packaged MOSAID controller IP block employs hard macrocells to manage critical timing at the boundary of the physical interface. This enables high speed data rates of 666 Mbps, which are not achievable through traditional fully synthesizable implementations.
"This agreement further demonstrates the traction that our design licensing program is achieving," said George Cwynar, President and Chief Executive Officer of MOSAID. "Our customer is a global leader in providing advanced ASIC technology and we are pleased they have chosen our memory controller."
This complete memory controller solution is part of MOSAID's portfolio of IP products available for license through the Company's design licensing program. MOSAID offers specialized IP blocks and custom chip solutions to the marketplace, capitalizing on its expertise and reputation for excellence in the development of DRAM and other memory intensive products.
About MOSAID
MOSAID Technologies Incorporated is an independent semiconductor company operating through two divisions:
- Intellectual Property - a developer and licensor of memory intellectual property.
- Systems - the leading supplier of engineering memory test and analysis systems to memory manufacturers, foundries and fabless chip companies around the world.
Founded in 1975, MOSAID is based in Ottawa, Ontario, Canada, with offices in Santa Clara, California; Newcastle upon Tyne, U.K; and Tokyo, Japan. For more information, visit the Company’s web site at www.mosaid.com.
Related Semiconductor IP
- Very Low Latency BCH Codec
- 5G-NTN Modem IP for Satellite User Terminals
- 400G UDP/IP Hardware Protocol Stack
- AXI-S Protocol Layer for UCIe
- HBM4E Controller IP
Related News
- SmartDV Announces Multiple Customer Licenses for MIPI® SoundWire® I3S℠ 1.0 IP Portfolio
- Rambus Sets New Benchmark for AI Memory Performance with Industry-Leading HBM4E Controller IP
- DDR5/DDR4/LPDDR5 Combo PHY IP Cores which is Silicon Proven in 12FFC with Matching Controller IP Cores is available for license to accelerate your Memory Interfacing Speeds
- Digital Blocks DMA Controller Verilog IP Core Family Extends Leadership with enhancements to AXI4 Memory Map and Streaming Interfaces
Latest News
- TSMC February 2026 Revenue Report
- Silvaco Announces Immediate Availability of Production Ready Mixel MIPI PHY IP, Strengthening its Comprehensive Silicon IP Offering
- Movellus Partners with Synopsys to Deliver Power Efficiency for Next Generation IC’s
- BrainChip Enables the Next Generation of Always-On Wearables with the AkidaTag© Reference Platform
- eSOL and Quintauris Partner to Expand Software Integration in RISC-V Automotive Platforms