MOSAID Licenses QDR II Memory Controller IP to Lead Customer
Design Licensing Group Provides High Speed Interface Solution
OTTAWA, Ontario, Canada - May 3, 2004 - MOSAID Technologies Incorporated (TSX:MSD) today announced the signing of a lead customer for a 333 MHz QDR® II SRAM memory controller IP block targeted at TSMC's 130nm process geometry.
The lead customer has signed a multi-use license for a complete memory controller solution, including the MOSAID QDR II® SRAM Controller, HSTL (High Speed Transceiver Logic) I/O library and DLL (Delay Locked Loop). The packaged MOSAID controller IP block employs hard macrocells to manage critical timing at the boundary of the physical interface. This enables high speed data rates of 666 Mbps, which are not achievable through traditional fully synthesizable implementations.
"This agreement further demonstrates the traction that our design licensing program is achieving," said George Cwynar, President and Chief Executive Officer of MOSAID. "Our customer is a global leader in providing advanced ASIC technology and we are pleased they have chosen our memory controller."
This complete memory controller solution is part of MOSAID's portfolio of IP products available for license through the Company's design licensing program. MOSAID offers specialized IP blocks and custom chip solutions to the marketplace, capitalizing on its expertise and reputation for excellence in the development of DRAM and other memory intensive products.
About MOSAID
MOSAID Technologies Incorporated is an independent semiconductor company operating through two divisions:
- Intellectual Property - a developer and licensor of memory intellectual property.
- Systems - the leading supplier of engineering memory test and analysis systems to memory manufacturers, foundries and fabless chip companies around the world.
Founded in 1975, MOSAID is based in Ottawa, Ontario, Canada, with offices in Santa Clara, California; Newcastle upon Tyne, U.K; and Tokyo, Japan. For more information, visit the Company’s web site at www.mosaid.com.
Related Semiconductor IP
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- 10-bit Pipeline ADC - Tower 180 nm
- NoC Verification IP
- Simulation VIP for Ethernet UEC
- Automotive Grade PLLs, Oscillators, SerDes PMAs, LVDS/CML IP
Related News
- SmartDV Announces Multiple Customer Licenses for MIPI® SoundWire® I3S℠ 1.0 IP Portfolio
- DDR5/DDR4/LPDDR5 Combo PHY IP Cores which is Silicon Proven in 12FFC with Matching Controller IP Cores is available for license to accelerate your Memory Interfacing Speeds
- Digital Blocks DMA Controller Verilog IP Core Family Extends Leadership with enhancements to AXI4 Memory Map and Streaming Interfaces
- OPENEDGES Completes the Tapeout of the 7nm HBM3 Memory Subsystem (PHY & Memory Controller) Test chip
Latest News
- Presto Engineering Group Acquires Garfield Microelectronics Ltd, Creating Europe’s Most Comprehensive ASIC Design to Production One-Stop-Shop
- Qualitas Semiconductor Demonstrates Live of PCIe Gen 6.0 PHY and UCIe v2.0 Solutions at ICCAD 2025
- WAVE-N v2: Chips&Media’s Custom NPU Retains 16-bit FP for Superior Efficiency at High TOPS
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms