MorethanIP announces new 10/100/1000 Ethernet MAC-NET Core enabling Layer 3 Protocol acceleration for wire-speed TCP/IP implementations
Karlsfeld February 3, 2004
- MorethanIP announces new 10/100/1000 Ethernet MAC-NET Core. At high network speeds, or when CPU resources are limited, the processing load caused by network layers to perform TCP/IP or UDP/IP transactions can quickly become unacceptable as it reasonably slows down the complete system for processing the protocol overhead. In addition, timely and fast serving of network transactions is necessary to be able to use the available network bandwidth and to avoid unnecessary data corruption (e.g. due to buffer overflows) which would result in causing even higher network and processor load.
The MAC-NET Core addresses and removes these performance critical components from software and combines the proven MorethanIP Triple-Speed Ethernet MAC Core with Layer 3 Protocol acceleration functions enabling wire-speed TCP/IP Networking up to Gigabit environments.
Related Semiconductor IP
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- 10-bit Pipeline ADC - Tower 180 nm
- NoC Verification IP
- Simulation VIP for Ethernet UEC
- Automotive Grade PLLs, Oscillators, SerDes PMAs, LVDS/CML IP
Related News
- MorethanIP's 10/100/1000 Ethernet MAC Version 3 now with register map and full statistics support
- Dual Mode Bluetooth v5.2 SW Link Layer, Protocol Stack SW, Profiles licensed for ultra-low power 22nm True Wireless (TWS) Earbuds SoC
- GbE (10/100/1000Base-T) PHY IP Cores with matching 1G Ethernet MAC, PCS and TSN MAC Controller IP Cores for all your high-speed Ethernet Networking applications is available for immediate licensing
- Avery Announces 800G Ethernet VIP virtual network co-simulation platform, enabling SoC pre-silicon validation in real networked application environments
Latest News
- Presto Engineering Group Acquires Garfield Microelectronics Ltd, Creating Europe’s Most Comprehensive ASIC Design to Production One-Stop-Shop
- Qualitas Semiconductor Demonstrates Live of PCIe Gen 6.0 PHY and UCIe v2.0 Solutions at ICCAD 2025
- WAVE-N v2: Chips&Media’s Custom NPU Retains 16-bit FP for Superior Efficiency at High TOPS
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms