Visit Moortec at the Virtual TSMC Technology Symposium & Open Innovation Platform Ecosystem Forum
August 24, 2020 -- Moortec will be exhibiting at next week’s virtual TSMC Technology Symposiums and OIP Ecosystem Forums. If you are attending the events make sure you visit Moortec’s virtual booth to learn more about our innovative in-chip monitoring technologies and sensing fabrics. As proud members of the TSMC IP Alliance, Moortec provide a full suite of embedded monitoring IP on TSMC’s advanced nodes, configurable by application to 5nm and beyond.
Moortec’s embedded sensing technology enables the assessment of key chip parameters both during production test and the measurement of real-time dynamic conditions during mission mode. In-chip sensing continues to be an essential element to achieving the highest levels of performance and reliability within today’s advanced process technologies, underpinning optimisation schemes, telemetry and semiconductor lifecycle analytics.
Moortec is dedicated to maximizing performance, optimizing power utilization, and enabling highly accurate in-chip analytics across many sectors, including AI, Data Center, 5G & Consumer and Automotive applications.
The Moortec team will be manning our virtual booth during the event in each region and look forward to speaking to delegates and customers via the ‘Live Chat’ option! We will also be responding immediately to attendees filling out the contact form on our TSMC virtual event micro-site.
Related Semiconductor IP
- NFC wireless interface supporting ISO14443 A and B with EEPROM on SMIC 180nm
- DDR5 MRDIMM PHY and Controller
- RVA23, Multi-cluster, Hypervisor and Android
- HBM4E PHY and controller
- LZ4/Snappy Data Compressor
Related News
- Analog Bits to Demonstrate IP Portfolio on TSMC 3nm and 2nm Processes at TSMC 2025 Technology Symposium
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- Moortec to exhibit at next week's TSMC China Technology Symposium
- Moortec to exhibit at the 2017 TSMC NA Technology Symposium in Santa Clara
Latest News
- CAST Releases First Dual LZ4 and Snappy Lossless Data Compression IP Core
- Arteris Wins “AI Engineering Innovation Award” at the 2025 AI Breakthrough Awards
- SEMI Forecasts 69% Growth in Advanced Chipmaking Capacity Through 2028 Due to AI
- eMemory’s NeoFuse OTP Qualifies on TSMC’s N3P Process, Enabling Secure Memory for Advanced AI and HPC Chips
- AIREV and Tenstorrent Unite to Launch Advanced Agentic AI Stack