Moortec to exhibit at the 2017 TSMC Europe OIP Ecosystem Forum and Technology Symposium in Amsterdam
May 30, 2017 -- Moortec Semiconductor will be exhibiting at the 2017 TSMC Europe OIP Ecosystem Forum and Technology Symposium in Amsterdam on Monday 12th and Tuesday 13th June. The events are taking place at the Hilton Amsterdam Airport, Schiphol so why not come and meet us at our booth and discuss in person how your advanced node System on Chip (SoC) programme can benefit from Moortec's high performance In-Chip Sensors.
Moortec provide market-leading embedded monitoring IP subsystems for today’s technologies and specialise in high accuracy, highly featured embedded Process, Voltage and Temperature (PVT) sensors. Moortec's IP enables SoC designs to be performance optimised and monitored on a per die basis and offers support for AVS/DVFS.
If you are working on advanced node technologies it is highly likely that your SoC will require monitoring to enhance real-time performance optimisation and lifetime reliability. Understanding how the chip has been made (process) as well as understanding its dynamic conditions (voltage supply and junction temperature) has become a critical requirement for advanced node semiconductor design.
Moortec offers a range of 'off the shelf' monitoring IP on TSMC 40nm, 28nm, 16nm and have recently announced the availability of their design kit on TSMC’s 7nm process.
Moortec will also be presenting a paper at the event entitled “Practical Experiences with Setting up the 7nm Digital Flow” The paper describes some practical experiences when setting up the TSMC 7nm digital flow. The digital cell characterisation, LEF generation, synthesis and place & route used Liberate, Abstract, Genus and Innovus respectively.
Moortec are also the current holders of the TSMC Open Innovation Platform Partner of the Year Award for the New IP category.
About Moortec
Established in 2005 Moortec provides compelling embedded subsystem IP solutions for Process, Voltage & Temperature (PVT) monitoring, targeting advanced node CMOS technologies from 40nm down to 7nm. Moortec’s in-chip sensing solutions support the semiconductor design community’s demands for increased device reliability and enhanced performance optimization, enabling schemes such as DVFS, AVS and power management control systems. Moortec provides excellent support for IP application, integration and device test during production.
If you would like to arrange a meeting at the event please contact Ramsay Allen on +44 1752 875133 or email: ramsay.allen@moortec.com
For more information please visit www.moortec.com
Related Semiconductor IP
- Bluetooth Low Energy 6.0 Digital IP
- Flash Memory LDPC Decoder IP Core
- SLM Signal Integrity Monitor
- 1.8V Capable GPIO on Samsung Foundry 4nm FinFET
- Bluetooth Low Energy 6.0 Scalable RF IP
Related News
- Moortec to exhibit their embedded In-Chip Monitoring Subsystem IP at the 2017 TSMC OIP Ecosystem Forum in Santa Clara
- Moortec to exhibit their embedded In-Chip Monitoring Subsystem IP at the 2017 TSMC China OIP Ecosystem Forum in Shenzhen
- Synopsys Honored at TSMC 2023 OIP Ecosystem Forum with Multiple Partner of the Year Awards
- Alphawave Semi and Arm to Present on Chiplets for Architecting Next-Generation Terabit AI Networks at the TSMC OIP Ecosystem Forum North America
Latest News
- EnSilica cuts post-quantum cryptography (PQC) silicon area with three-in-one IP block
- Perceptia Devices Release pPLL08W, best-in-class RF PLL IP in GF22FDX
- Axiomise Partners With Bluespec to Verify Its RISC-V Cores
- Rapidus Achieves Significant Milestone at its State-of-the-Art Foundry with Prototyping of Leading-Edge 2nm GAA Transistors
- SEMIFIVE Files for Pre-IPO Review on KRX