Mirabilis Design unveils the first rapid prototyping platform for Artificial Intelligence Processors and Applications
Architecting new AI/ML processors and designing Data Center and Edge Devices using AI
Sunnyvale, CA., Nov. 14, 2019 – Mirabilis Design announced the immediate release of VisualSim AI Evaluator for quick architecture exploration of Artificial Intelligence (AI) and Machine Learning. This AI evaluator combines analog, digital, power and network modeling to select the right architecture for the accelerator and the right configuration of accelerators and memories for a target application. The modeling effort in VisualSim has demonstrated good insight into the operation, generated alternate processing modes, helped create better memory access schemes, made parallelization effective at a lower cost, and narrowed the list of required parallel accelerators. VisualSim AI Evaluator can be used for the design of data center systems, edge devices and AI processors/ accelerators.
Using VisualSim AI Evaluator, architects and though-leaders can design the custom accelerators, select partitioning, and determine the implementation, topology, system sizing and memory access. The design criteria are based on use-cases and traffic input; and the generated statistics provides insight into deadlocks, system bottlenecks and meeting of the requirements. AI architecture exploration is a new field of study and to help designers come up to speed, Mirabilis Design is conducting a Webinar on November 28th 2019 on the topic "Strategies, trends and exploration of AI architectures" by experts from renowned AI processor companies. To register, visit: https://www.mirabilisdesign.com/sign-up/
This VisualSim AI Evaluator contains four different modeling technologies, 90 million events per second Discrete-Event Simulator, interactive visualization environment and machine-readable documentation output. The modeling technologies include:
- Library of analog components, memories, queues, bus topologies, multi-core, GPUs, FPGAs, ASICs, CPUs, accelerators, and High-Performance Computing (HPC) structures
- Task graph modeling components to emulate the application
- Analysis tools for task tracing, deadline monitors, memory access. Data overload, efficiency analyzer
- Use-case and traffic generators to emulate the environment and input streams.
VisualSim AI Evaluator is fully integrated with the industry-standard VisualSim Architect, a system-level modeling and simulation software that is used to evaluate the timing, throughput, power consumption and functional correctness of the design. Systems designed in VisualSim include x86 processor, GPU, FPGA bus topology, adventure cameras, radars, flight avionics, HPC, automotive electronic control units and aerospace networks.
VisualSim AI Evaluator is available now and is on display at SemIsrael 2019 on November 19, 2019.
The AI Evaluator is an add-on to VisualSim Architect 19.4, which was released in November 2019. This product is used extensively in designing products from aircraft avionics to adventure cameras; and processors to safety critical systems. VisualSim Architect 19.4 is available on Windows, Linux, and MAC OS.
About Mirabilis Design
Mirabilis Design, a Silicon Valley company, designs cutting edge software solutions that identify and eliminate risks in product performance. Its flagship product, VisualSim Architect is a system-level modeling, simulation, and analysis environment that relies on libraries and application templates to vastly improve model construction and time required for analysis. The seamless design framework facilitates designers to work on a design together, cohesively, to meet an intermeshed time and power requirements. It is typically used for maximum results, early in the design stage, parallel to the development of the product's written specification. It precedes implementation stages - RTL, software code, or schematic – rendering greater design flexibility.
Related Semiconductor IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
- High Speed Ethernet 2/4/8-Lane 200G/400G PCS
Related News
- Silicon Valley Company unveils revolutionary Artificial Intelligence (AI) driven Processor Generator
- Cadence Advances Pervasive Intelligence at the Edge with Next-Generation Extensible Tensilica Processor Platform
- Silicon Valley company unveils the first Artificial Intelligence-based Power Exploration platform for electronics systems and semiconductors
- S2C Debuts Low-Cost Rapid SoC Prototyping Hardware - K7 TAI Logic Modules
Latest News
- HPC customer engages Sondrel for high end chip design
- PCI-SIG’s Al Yanes on PCIe 7.0, HPC, and the Future of Interconnects
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- Cadence Unveils Arm-Based System Chiplet
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers