Hitachi Accelerates Time to Market for IT Products by Utilizing Cadence Rapid Prototyping Platform
San Jose, Calif. -- Jul 16, 2013 -- Cadence Design Systems (NASDAQ: CDNS), a leader in global electronic design innovation, today announced that Hitachi reduced development time and accelerated time to market for new IT products by utilizing the Cadence® Rapid Prototyping Platform. Hitachi collaborated with Cadence as a strategic partner on an integrated verification and early software development environment to enhance quality and shorten turnaround time for Hitachi’s new IT products. Hitachi successfully implemented a system-level co-verification environment for hardware and embedded software with the Cadence Rapid Prototyping Platform.
Hitachi has been using the Cadence Palladium® XP for hardware-software co-verification and recently added multiple complementary Rapid Prototyping Platform systems for embedded software development. This combined solution allows Hitachi to accelerate the development process by directly utilizing Cadence SpeedBridge® Adapters already in use with its Palladium XP in the Rapid Prototyping Platform. Running at 10X the speed of the stand-alone Palladium XP, the Rapid Prototyping Platform quickly identified bugs that were hard to find for software simulators.
“Hitachi established a system-level co-verification environment using the Rapid Prototyping Platform and leveraged it for production use,” said Hideya Sato, deputy executive general manager of the Hardware MONOZUKURI Division within Hitachi’s Information and Telecommunication Systems Company. “This environment enabled Hitachi to improve the quality of the hardware and embedded software and shorten the development time. We will expand this co-verification environment with Palladium XP and Rapid Prototyping Platform.”
“The increasing software content in today’s designs requires a high-performance, affordable, and easy-to-deploy multi-seat solution focused on the needs of the embedded software developer,” stated Christopher Tice, corporate vice president, Hardware System Verification, System and Software Realization Group at Cadence. “The combination of Palladium XP and the Rapid Prototyping Platform sharing a common front-end and debug flow provides a comprehensive and powerful solution, enabling companies like Hitachi to bring their innovative products to market with the highest quality and on schedule.”
Part of the Cadence System Development Suite, the Cadence Rapid Prototyping Platform is an advanced FPGA-based prototyping solution for early software development and high-performance system validation. It combines high-capacity FPGA boards with a complete implementation and debug software flow, providing unprecedented design implementation speed and ease of use. More information about the Rapid Prototyping Platform is available at www.cadence.com/rpp.
About Cadence
Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.
Related Semiconductor IP
- 1.8V/3.3V I/O library with ODIO and 5V HPD in TSMC 16nm
- 1.8V/3.3V I/O Library with ODIO and 5V HPD in TSMC 12nm
- 1.8V to 5V GPIO, 1.8V to 5V Analog in TSMC 180nm BCD
- 1.8V/3.3V GPIO Library with HDMI, Aanlog & LVDS Cells in TSMC 22nm
- Specialed 20V Analog I/O in TSMC 55nm
Related News
- Cadence Verisium AI-Driven Verification Platform Accelerates Debug Productivity for Renesas
- MediaTek Adopts AI-Driven Cadence Virtuoso Studio and Spectre Simulation on NVIDIA Accelerated Computing Platform for 2nm Designs
- Intel Foundry Adds New Customers to RAMP-C Project for US Defense
- Mirabilis Design Accelerates SoC Development with New System-Level IP Library for Cadence Tensilica Processors
Latest News
- Will RISC-V reduce auto MCU’s future risk?
- Frontgrade Gaisler Launches New GRAIN Line and Wins SNSA Contract to Commercialize First Energy-Efficient Neuromorphic AI for Space Applications
- Continuous-Variable Quantum Key Distribution (CV-QKD) system demonstration
- Latest intoPIX JPEG XS Codec Powers FOR-A’s FA-1616 for Efficient IP Production at NAB 2025
- VeriSilicon Launches ISP9000: The Next-Generation AI-Embedded ISP for Intelligent Vision Applications