MIPS-Based TX99/H4 RISC Microprocessor from Toshiba to Power New Canon Multi-function Digital Copier
MOUNTAIN VIEW, CA., - June 22, 2005 - MIPS Technologies, Inc. (NASDAQ: MIPS), a leading provider of industry-standard processor architectures and cores for digital consumer and business applications, announced today that Toshiba Corporation's new 64-bit MIPS-Based™ TX99/H4 RISC microprocessor has been utilized as the controller for Canon Inc.'s latest multi-function digital copiers, including the Color imageRUNNER iR C3170F. The microprocessor was manufactured and is being shipped through Toshiba's Ooita fab.
The highest-performance microprocessor in the Toshiba TX System RISC product family, the TX99/H4 microprocessor utilizes the MIPS64® 25Kf™ processor core. At 800MHz, the microprocessor is suitable for digital multi- function copiers requiring high speed processing and higher quality for complex designs.
"Our relationship with both Toshiba and Canon extends through many years, and we are delighted to continue to provide both companies with our industry-leading architecture and high performance core technology," said Russ Bell, VP of marketing for MIPS Technologies. "Leveraging our strengths and their vast product design expertise, Toshiba and Canon can deliver feature-rich printers to meet consumer demand."
About MIPS Technologies
MIPS Technologies, Inc. is a leading provider of industry-standard processor architectures and cores for digital consumer and business applications. The company drives the broadest architectural alliance that is delivering 32- and 64-bit embedded RISC solutions. The company licenses its intellectual property to semiconductor companies, ASIC developers and system OEMs. MIPS Technologies and its licensees offer the widest range of robust, scalable processors in standard, custom, semi-custom and application-specific products. The company is based in Mountain View, Calif., and can be reached at +1 (650) 567-5000 or http://www.mips.com.
Related Semiconductor IP
- 5G-NTN Modem IP for Satellite User Terminals
- 400G UDP/IP Hardware Protocol Stack
- AXI-S Protocol Layer for UCIe
- HBM4E Controller IP
- 14-bit 12.5MSPS SAR ADC - Tower 65nm
Related News
- Simply RISC ships the S1 Core, a 64-bit Wishbone-compliant CPU Core based upon the OpenSPARC T1 microprocessor released by Sun Microsystems
- S1 Core, a 64-bit Wishbone-compliant CPU Core based upon the OpenSPARC T1 microprocessor, easily synthesized for Virtex-4
- Toshiba licenses ARM Cortex-M3 32-bit RISC processor for ASIC and ASSP applications
- Toshiba Information Systems (Japan) Integrates Verimatrix's Whitebox Cryptographic Key Technology Into Customer's Main Control Function to Safeguard Consumer Printers
Latest News
- ZeroRISC and Leading Research Institutions Deliver Production-Grade Post-Quantum Cryptography for Open Silicon
- GlobalFoundries Announces Availability of AutoPro 150 eMRAM Technology on Enhanced FDX Platform for Advanced Automotive Applications
- MIPS and INOVA Collaborate to put Physical AI into the palm of Robotic hands with new Reference Platform
- Allegro DVT Launches DWP300 DeWarp Semiconductor IP
- Ubitium Tapes Out Universal Processor to End Embedded Computing Complexity Crisis