Arasan Chip Systems Drives Strategic Mobile Initiative with Release of MIPI DSI IP Solution
Accelerates Design of Mobile Phone SoCs with support for multiple Baseband and Display Interfaces
San Jose, California – Oct. 2, 2008 – Arasan Chip Systems Inc., “Arasan” a leader in Intellectual Property (IP) solutions – IP cores, Verification IP (VIP), Software Drivers and Stacks and Hardware Solutions, today announced the first Mobile Industry Processor Interface (MIPITM) Display Serial Interface (DSI) IP commercially available on the market. DSI is a high-speed, high-resolution, serial interconnect bus offering connectivity to display devices in cell phones, mobile internet devices and consumer products.
Arasan’s DSI IP cores are fully compliant with MIPI DSI specification 1.01 addressing all Host and Device requirements. Arasan’s highly configurable DSI IP is architected to support 1 to 4 lanes providing up to 4 Gbps throughput. It can support a variety of native host interfaces - AHB, AXI, OCP or customer specific interfaces, providing seamless integration into any baseband system. This seamless integration continues onto the display interface with support for Display Bus Interface (DBI) and/or Display Pixel Interface (DPI). Display Command Set (DCS), an application-layer specification for smart panels, is also supported.
“Following the recent announcement of our Strategic Mobile Initiative, Arasan is proud to be the first and only IP company to provide fully compliant DSI IP cores to the industry, demonstrating our commitment to our customers building the next generation mobile chipsets.” said Kevin Yee, Vice President of Marketing at Arasan. “Today, we have several key customers who have completed test and verification of their SoCs incorporating the Arasan cores.”
Designed for easy integration into any SoC development, the IP includes features to meet the diverse display needs in today’s rapidly changing mobile market: support for multiple display panels, virtual channels, command mode or video mode, higher resolutions, lower power and native interfaces to existing display interfaces. The DSI IP implementation will reduce pin count, power consumption and system costs while improving interoperability for next generation mobile devices. The Arasan IP cores provide a “Total IP Solution” for mobile digital display applications.
Availability
The Arasan DSI IP cores are readily available and have been validated in customer designs.
About Arasan
Arasan Chip Systems Inc. , based in San Jose, CA, USA, is a world leading supplier of IP and the “Total IP Solution” ranging from Intellectual Property (IP), Verification IP (VIP), Hardware Development Kits, Validation Platforms, Software Drivers / Stacks, and Design Services. Arasan delivers technology-leading IP solutions like MIPI, SD / SDIO, USB, PCI, Ethernet, MMC, CE-ATA, CF+, NAND and more, to the global electronics market. Arasan’s goal is to enable designers to accelerate their development and simplify their production of complex system-on-chip (SoCs). Arasan provides a competitive advantage through a combination of domain expertise, silicon proven IP, hardware / software tools, and customized service… the “Total IP Solution”.
Related Semiconductor IP
- MIPI DSI v2.2 Verification IP
- MIPI DSI v1.3.2 Verification IP
- MIPI DSI DisplayTransmitter IP
- MIPI DSI Verification IP
- MIPI DSI Synthesizable Transactor
Related News
- Qualitas Semiconductor Signs Licensing Agreement with Chinese SoC Company for DSI-2 Controller and MIPI PHY IP
- MIPI CSI 3, DSI 2 Tx & Rx Advanced Controller & PHY IP Cores available in major Fabs & Nodes for SOC Designs for Imaging and Display Applications
- MIPI D-PHY IP Cores along with MIPI DSI Controller IP Cores for both Tx & Rx is available for immediate licensing for high-performance, cost-optimized cameras and displays
- MIPI DSI and CSI Controllers IP Cores, for your High-Resolution Cameras, Display and Consumer Products, is available for immediate licensing
Latest News
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms
- M31 Debuts at ICCAD 2025, Empowering the Next Generation of AI Chips with High-Performance, Low-Power IP
- Perceptia Begins Port of pPLL03 to Samsung 14nm Process Technology
- Spectral Design and Test Inc. and BAE Systems Announce Collaboration in RHBD Memory IP Development