LogicVision enhances test tool to allow 'vectorless' transfer
LogicVision enhances test tool to allow 'vectorless' transfer
By Richard Goering, EE Times
February 25, 2002 (2:48 p.m. EST)
URL: http://www.eetimes.com/story/OEG20020225S0057
SAN JOSE, Calif. Expanding the scope of its current icBIST product, LogicVision Inc. is rolling out Embedded Test 4.0 (ET 4.0), which provides a "vectorless" transfer of data between design and test, the company said. The product contains icBIST's design-for-test capabilities and adds features aimed at test engineers. Essentially, ET 4.0 combines the current icBIST 3.3 with a new module called IC Debug. The existing icBIST 3.3 product allows chip designers to install built-in self-test (BIST) structures for logic, memory and phase-locked loops (PLLs). IC Debug makes generation and translation of test vectors unnecessary and provides an ATE-independent user interface that permits hierarchical diagnostics. IC Debug capabilities run directly on the supported automatic test equipment systems, which at this point include Credence Systems Corp.'s Duo and Quartet, Advantest Corp.'s 66xx and Teradyne Inc.'s Catalyst product lines. These represent most of the market, said Dwayne Burek, chief technical director at LogicVision. Key to IC Debug is a new way to hand off test data to ATE systems. Until now, Burek said, the handoff required a designer to create test patterns, and compile them and translate them for a tester. With the new product, he said, all of the needed information about the embedded test controllers is contained in the LogicVision database, making automatic test pattern generation unnecessary. Direct server link "There's a link between the tester and our server, with minimal work on the test side," Burek said. "Instead of calling a pattern, the tester calls our server. Patterns are created by our server as we go along, and loaded directly into the tester through an API [application programming interface]. It's a very efficient process." Also provided by IC Debug is an interactive user interface that's independent of the ATE system. IC Debug lets users create real-time diagnostics to check ATE-independent test pattern and diagnostic formats, test portability and test programming time. It supports automatic generation of manufacturing tests for logic, memory and PLLs. It also offers a hierarchical execution and diagnostic capability. The graphical user interface lets users display all of the embedded test capabilities that exist on the IC under test. Test engineers can adjust any parameter or operational mode of any embedded test controller, and sequence one or more controllers into a specific test flow. Once a test flow has been created, a run-time server can automatically carry out the test flow through interaction with the embedded test controllers on the chip. Test results can then be logged in real-time. Embedded Test 4.0 is available now.
Related Semiconductor IP
- 8MHz / 40MHz Pierce Oscillator - X-FAB XT018-0.18µm
- UCIe RX Interface
- Very Low Latency BCH Codec
- 5G-NTN Modem IP for Satellite User Terminals
- 400G UDP/IP Hardware Protocol Stack
Related News
- Spectral Releases Advanced Quality Assurance & Data Analytics tool to validate advanced node Memory Compilers
- Spin Transfer Technologies Announces Allowance of U.S. Patent For Next-Gen MRAM
- LogicVision reports 13% sequential growth in Q4 revenues after IPO
- Tower Semiconductor Signs Technology Transfer and Licensing Agreement With IMEC for Analog Modules and Technologies
Latest News
- SEMIFIVE Pulls Ahead in AI ASIC Market, Expanding Lead with Successive NPU Project Wins
- M31 Reports Record NT$1.78 Billion Revenue in 2025 as Advanced Node Royalties Begin to Emerge
- Silvaco Reports Fourth Quarter and Full-Year 2025 Financial Results
- Klepsydra Technologies and BrainChip Announce Strategic Partnership to Deliver Heterogeneous AI Runtime for Akida™ Neuromorphic Processors
- Alchip Reports ASIC-Leading 2nm Developments