LogicVision Announces Expanded Use of Embedded Test Solutions by NEC Electronics for SoC Designs
SAN JOSE, Calif. — October 23, 2006 — LogicVision, Inc. (NASDAQ: LGVN), a leading provider of semiconductor test and yield learning solutions, today announced that its embedded test solutions have been selected by NEC Electronics to help ensure impeccable quality and manufacturability, targeting SoC designs. LogicVision’s solutions for automotive microcontroller applications had been utilized by NEC Electronics in the past, and based on prior successes LogicVision solutions were selected for use across other projects.
“Our customers demand the lowest DPM (defects per million) levels possible to meet their overall quality needs,” said Shinichi Iwamoto, general manager, 1st Microcomputer Division, NEC Electronics. “LogicVision’s embedded test solutions have allowed us to meet our stringent quality requirements while at the same time reducing overall cost of test. Based on these results we’re now expanding the usage of LogicVision solutions to advanced SoC designs at smaller process geometries.”
Growing device complexity and shrinking process technologies have made cost-effective, high quality testing increasingly difficult for semiconductor manufacturers. Nanometer processes have created new challenges in detecting hard to model, or un-modeled defects. LogicVision achieves high quality test through application of a large number of at-speed pseudorandom test patterns, resulting in significantly greater defect coverage than alternative approaches. LogicVision test techniques provide excellent correlation with functional behavior, as pseudorandom-BIST timing closely mimics functional design stress conditions and detects performance defects that are only visible under functional conditions.
“Increasingly semiconductor and system companies are turning to LogicVision to meet their device test and quality requirements and reduce overall cost of test, as they design ever more complex devices in 90 and 65nm technology nodes,” said Jim Healy, president and CEO at LogicVision. ”We’re excited to be providing our unique logic and memory test solutions to NEC Electronics to help them achieve their uncompromising DPM requirements while lowering their cost of test.”
LogicVision, Inc. provides unique test and yield learning capabilities in the design for manufacturing space. These capabilities enable its customers, leading semiconductor companies, to more quickly and efficiently learn to improve product yields. The company’s advanced Design for Test (DFT) product line, ETCreate, works together with ETAccess Products Family and SiVision yield learning applications to improve profit margins by reducing device field returns, reducing test costs, and accelerating both time to market and time to yield. LogicVision solutions are used in the development of semiconductor ICs for products ranging from digital consumer goods to wireless communications devices and satellite systems. LogicVision was founded in 1992 and is headquartered in San Jose, Calif. For more information visit www.logicvision.com.
Related Semiconductor IP
- Simulation VIP for Ethernet UEC
- CAN-FD Controller
- Bluetooth® Low Energy 6.2 PHY IP with Channel Sounding
- Simulation VIP for UALink
- General use, integer-N 4GHz Hybrid Phase Locked Loop on TSMC 28HPC
Related News
- LogicVision Announces Expanded and Worldwide Use of Embedded Test Solutions by NEC Electronics for SOC Designs
- Altera's Stratix IV GT FPGA Selected by NEC for Use in Advanced 100G Transponder Card for DWDM System
- NEC and AIST Develop LSI with NanoBridge Technology Featuring High Radiation Tolerance for use in Space
- Synopsys PrimeShield Selected by Samsung Electronics to Maximize Energy Efficiency and Performance for Next-Generation Process Node Designs
Latest News
- WAVE-N v2: Chips&Media’s Custom NPU Retains 16-bit FP for Superior Efficiency at High TOPS
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms
- M31 Debuts at ICCAD 2025, Empowering the Next Generation of AI Chips with High-Performance, Low-Power IP
- Perceptia Begins Port of pPLL03 to Samsung 14nm Process Technology