LogicVision and DA-Test Collaborate to Provide Low Cost High Speed SerDes I/O Test
SAN JOSE, Calif. — August 8, 2006 — LogicVision, Inc. (NASDAQ: LGVN), a leading provider of semiconductor test and yield learning solutions, today announced a successful collaboration with DA-Test to enable low cost, high accuracy testing of high speed serializer/deserializer (SerDes) circuits. Using LogicVision’s new ETSerdes embedded test Intellectual Property (IP), DA-Test and LogicVision have successfully tested 3.2 Gbps SerDes semiconductor devices on low cost Automatic Test Equipment (ATE) without the need for costly high-speed SerDes instrumentation.
The 2005 International Technology Roadmap for Semiconductors (ITRS) highlighted the dramatic growth in industry use of high-speed SerDes I/O devices, as well as increases in both data rates and lane counts of these devices. The conclusion was a need for low cost parametric test for high performance I/O channels such as PCI-Express, Ethernet, and SATA.
“The semiconductor manufacturers’ concerns with SerDes test are: the high cost of testing, the time it takes to bring these devices to market, and the loss in yield caused by wider design and test guardbands necessitated due to inaccuracies in off-chip instrumentation,” said Farhad Hayat, VP of Marketing at LogicVision. “In response to these concerns, LogicVision has developed the ETSerdes IP solution to enable the testing of any-speed SerDes semiconductor devices on low cost ATE.”
“We see high demand for test development services for multi-gigabit SerDes devices, and our customers require accurate, robust, low-cost production test technologies,” said Sam Ho, President/CEO at DA-Test. “LogicVision’s ETSerdes IP provides a great cost savings opportunity for semiconductor design teams using SerDes.”
Using LogicVision’s ETSerdes IP in an off-the-shelf FPGA, DA-Test implemented at-speed I/O tests that measure waveshape, jitter, and jitter tolerance parameters, with production test times. DA-Test was able to measure rise and fall times in the 100 ps range using the ETSerdes offset voltage injection and pulse width measurement technique. HF jitter in the 3~5 ps RMS range was measured within the chip’s receiver using the ETSerdes golden PLL-comparable method, and all tests were measured with sub-picosecond accuracy and repeatability. All test patterns were generated automatically by LogicVison’s ETSerdes application software and DA-Test verified that measurement values could be compared on-chip to shifted-in test limits.
The ETSerdes provides a high accuracy solution that allows testing any SerDes device at any serial data rate on low cost ATE. Additionally, because ETSerdes can be on-chip, it provides this sub-picosecond accuracy at wafer probe, package, board and system test.
Based on the success of this project, DA-Test is now able to provide test development services for low cost testers and multi-gigabit SerDes ICs that incorporate LogicVision’s embedded SerDes test.
LogicVision, Inc. provides unique test and yield learning solutions in the design for manufacturing space. These capabilities enable its customers, leading semiconductor companies, to more quickly and efficiently learn to improve product yields. The company’s advanced Design for Test (DFT) product line, ETCreate, works together with ETAccess and SiVision yield learning applications to improve profit margins by reducing device field returns, reducing test costs, and accelerating both time to market and time to yield. LogicVision solutions are used in the development of semiconductor ICs for products ranging from digital consumer goods to wireless communications devices and satellite systems. LogicVision was founded in 1992 and is headquartered in San Jose, Calif. For more information visit www.logicvision.com.
About DA-Test, Inc.
Since 2002, DA-Test has been delivering a comprehensive range of test-centric IC services. Using leading-edge equipment and tools, DA-Test provides DFT and test development solutions complemented by strategic services including reliability qualification, low volume production, and high volume production implementation at subcontractor sites. Our unique approach provides integrated test expertise across the entire design and product lifecycle, enabling unparalleled test excellence for our customers. With over a century of semiconductor industry management experience, DA-Test's deep engineering expertise in RF, mixed signal, and high-speed digital test addresses markets including telecoms, enterprise, consumer electronics, military and medical applications. DA-Test serves a global customer base across the full breadth of semiconductor business models, from fabless semiconductor companies to integrated device and systems manufacturers. For more information visit http://www.da-test.com.
Related Semiconductor IP
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- 10-bit Pipeline ADC - Tower 180 nm
- Simulation VIP for Ethernet UEC
- Automotive Grade PLLs, Oscillators, SerDes PMAs, LVDS/CML IP
- CAN-FD Controller
Related News
- Sofics Tapes Out Test Chip on TSMC 4nm Process with Novel ESD IP and Low-Power 1.8V and 3.3V GPIO Solutions
- DecaWave Deploys Synopsys TetraMAX II ATPG on Latest Automotive Design to Lower Test Time 50 Percent and Speed Runtime by 10x
- Synopsys' DesignWare STAR Memory System's New Test and Repair Capabilities Speed Embedded Memory Repair Time by 10x
- Spectral releases Silicon proven High Speed Low Power SRAM compilers in the 40/45nm CMOS/RFSOI process nodes targeted for a wide range of IOT & 5G Applications
Latest News
- Qualitas Semiconductor Demonstrates Live of PCIe Gen 6.0 PHY and UCIe v2.0 Solutions at ICCAD 2025
- WAVE-N v2: Chips&Media’s Custom NPU Retains 16-bit FP for Superior Efficiency at High TOPS
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms
- M31 Debuts at ICCAD 2025, Empowering the Next Generation of AI Chips with High-Performance, Low-Power IP