LogicVision Announces Corporate Restructuring
SAN JOSE, Calif., Nov 08, 2005 -- LogicVision, Inc. (Nasdaq: LGVN), a leading provider of yield learning technology that enables its customers to quickly and efficiently improve product yields, today announced that it is implementing a restructuring plan to reduce its North American workforce by approximately 20 percent, and is taking other measures to reduce costs.
Management estimates that total costs related to the restructuring will be approximately $1 million, incurred primarily over the next three to six months.
"We expect this restructuring, coupled with senior level organizational changes, will streamline our operations, lower our operating expenses and result in savings of approximately $3 million to $4 million annually, beginning in the first quarter of next year," said James T. Healy, president and CEO. "We were careful not to reduce our resources for customer support, as our customers' satisfaction remains one of our highest priorities.
"We remain committed to growing our revenues and reaching profitability in 2006," he said.
LogicVision (NASDAQ: LGVN) provides proprietary technologies for embedded test that enable the more efficient design and manufacture of complex semiconductors. LogicVision's embedded test solution allows integrated circuit designers to embed into a semiconductor design test functionality that can be used during semiconductor production and throughout the useful life of the chip. For more information on the company and its products, please visit the LogicVision website at www.logicvision.com.
Related Semiconductor IP
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- 10-bit Pipeline ADC - Tower 180 nm
- Simulation VIP for Ethernet UEC
- Automotive Grade PLLs, Oscillators, SerDes PMAs, LVDS/CML IP
- CAN-FD Controller
Related News
- Actel Announces Fourth Quarter 2008 Financial Results And Corporate Restructuring
- LogicVision reports 13% sequential growth in Q4 revenues after IPO
- Actel, LogicVision develop embedded test for programmable gate array cores
- Logicvision plans on-chip test for mixed-signal SoCs
Latest News
- Qualitas Semiconductor Demonstrates Live of PCIe Gen 6.0 PHY and UCIe v2.0 Solutions at ICCAD 2025
- WAVE-N v2: Chips&Media’s Custom NPU Retains 16-bit FP for Superior Efficiency at High TOPS
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms
- M31 Debuts at ICCAD 2025, Empowering the Next Generation of AI Chips with High-Performance, Low-Power IP