Lattice Simplifies Optical Ethernet System Management Interfaces
New reference design enabled multi-gigabit IEEE 802.3 MDIO interface controller based on small, low power, MachXO3 and ECP5 families
HILLSBORO, OR August 6, 2014 - Lattice Semiconductor Corporation (NASDAQ: LSCC) the leader in low power, small form factor, customizable solutions, is helping engineers quickly implement optical Ethernet designs up to 100Gb/s with the publication of a new reference design for IEEE 802.3 Management Data Input/Output (MDIO) interface controllers.
Reference design RD1194 uses the world’s smallest, lowest cost per I/O programmable platform, the MachXO3™ family, or the new ECP5™ family. The ECP5 features the industry’s highest functional density with up to 85k LUTs and SERDES in tiny 10mm x 10mm packages. With their small size and low power, MachXO3 and ECP5 devices are perfect for implementing I/O expansion, bridging or connectivity needed to deliver Multi gigabit Ethernet applications such as CFP2/4 modules.
Designers can use the reference design to implement a simple Wishbone user logic interface that enables the user to access the PHY registers. It supports MDIO IEEE 802.3 Clause 45/22 master/slave controllers and features pre-amble pattern selection through the input port.
To learn more, please visit www.latticesemi.com/MDIO
About Lattice Semiconductor
Lattice Semiconductor (NASDAQ: LSCC) is the leader in low power, small form factor, low cost, customizable solutions for a quickly changing connected world. From making smart consumer devices smarter, to enabling intelligent industrial automation, or connecting anything to everything in communications, electronics manufacturers around the world use Lattice’s solutions for fast time to market, product innovation, and competitive differentiation. For more information, visit www.latticesemi.com.
Related Semiconductor IP
- Simulation VIP for Ethernet UEC
- Bluetooth® Low Energy 6.2 PHY IP with Channel Sounding
- Simulation VIP for UALink
- General use, integer-N 4GHz Hybrid Phase Locked Loop on TSMC 28HPC
- JPEG XL Encoder
Related News
- IEEE 802.3 Ethernet Bandwidth Assessment Ad Hoc Group Launched
- IEEE Standards Association Announces IEEE 802.3 Projects to Meet Industry Demands for Higher Ethernet Speeds
- Valens and Lattice Semiconductor Partner to Deliver HDBaseT Reference Design to Support 4K 60Hz 4:4:4 Resolutions
- Lattice Semiconductor Delivers Flexible Connectivity for Industrial Vision Applications with New CrossLink Reference Design
Latest News
- M31 Debuts at ICCAD 2025, Empowering the Next Generation of AI Chips with High-Performance, Low-Power IP
- Perceptia Begins Port of pPLL03 to Samsung 14nm Process Technology
- Spectral Design and Test Inc. and BAE Systems Announce Collaboration in RHBD Memory IP Development
- VSORA and GUC Partner on Jotunn8 Datacenter AI Inference Processor
- Mixel MIPI IP Integrated into Automotive Radar Processors Supporting Safety-critical Applications