Justice Dept. plans intellectual property hearings
Justice Dept. plans intellectual property hearings
By George Leopold, EE Times
November 15, 2001 (3:24 p.m. EST)
URL: http://www.eetimes.com/story/OEG20011115S0053
WASHINGTON The U.S. Department of Justice said Thursday (Nov. 15) that it will host hearings next year along with the Federal Trade Commission on the relationship of antitrust and intellectual property (IP) laws. The hearings are scheduled to begin in January, but specific dates must still be published in the Federal Register. Charles James, head of the department's Antitrust Division, said topics for the hearings would include the relationship between IP and innovation, licensing, patent pooling and other types of joint use of IP as well as competitive issues in patent settlements. "The interplay of antitrust and intellectual property is increasingly important in today's economy," James said. The Antitrust Division has long conducted reviews of intellectual property issues on behalf of specific industries to provide guidance on antitrust enforcement. In June 1999, for instance, it released a "business review letter" approving joint licensing of patents for DVD players.
Related Semiconductor IP
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- 10-bit Pipeline ADC - Tower 180 nm
- NoC Verification IP
- Simulation VIP for Ethernet UEC
- Automotive Grade PLLs, Oscillators, SerDes PMAs, LVDS/CML IP
Related News
- Intellectual Property Servicing Centre Opens at Hong Kong Science Park; Establishes IP Servicing Platform for the Semiconductor Industry
- Summit Design Launches Intellectual Property Initiative to Enable Consistent, Pre-Verified, Multi-Vendor Compatible IP
- The TPL Group Names F. Eric Saunders Chief Counsel for Intellectual Property (IP) and Dennis Miller Vice President of IP Development Engineering
- Impinj Stages Semiconductor Industry Event; Panel of Chip Intellectual Property Experts to Discuss Role of Logic Nonvolatile Memory in High Growth Electronics Markets
Latest News
- Presto Engineering Group Acquires Garfield Microelectronics Ltd, Creating Europe’s Most Comprehensive ASIC Design to Production One-Stop-Shop
- Qualitas Semiconductor Demonstrates Live of PCIe Gen 6.0 PHY and UCIe v2.0 Solutions at ICCAD 2025
- WAVE-N v2: Chips&Media’s Custom NPU Retains 16-bit FP for Superior Efficiency at High TOPS
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms