JPL, Conexant license cores from Innovative
JPL, Conexant license cores from Innovative
By Michael Santarini, EE Times
May 22, 2000 (10:12 a.m. EST)
URL: http://www.eetimes.com/story/OEG20000522S0006
Core vendor Innovative Semiconductors Inc. (Mountain View, Calif.) has announced large wins with the Jet Propulsion Laboratory (JPL) and with chip vendor Conexant. JPL has picked Innovative's FlexFire Link and Digital PHY Layer cores for use in the NASA/JPL Advanced Deep Space Systems Technology Program, known as X2000. And Conexant will incorporate Innovative's Video Interface Port (VIP) in future chips.
The FlexFire cores will become part of an avionics and communication architecture that will be used in spacecraft missions bound for Mars, the outer planets of the solar system and beyond. JPL will use them to develop a chip set that will integrate computer, telecom, navigation, power management and sensor technology.
According to JPL, a key goal of X2000 is to make spacecraft electronics reusable across many missions, while driving down the size, mass, power and cost of spacecraft. To achieve that goal, the program takes advantage of c ommercial PC and communications technology, such as the IEEE-1394 high-speed serial-bus standard.
The FlexFire family includes the 1394 general-purpose link layer controller, an audio/video link layer controller that supports encryption and a PCI link layer controller. The line also boasts a backplane physical-layer controller and a cable PHY controller that includes both the analog and digital design components.
Meanwhile, Innovative's Video Electronics Standards Association (VESA) VIP cores will likely be used initially for entertainment systems at Conexant, but the entire company will have access to them. The VIP core specifies the interface between graphics controllers and video devices. As a universal standard, it meets the industry's demand for compatibility, cost effectiveness and high performance, Innovative said. The latest version, VIP2, supports demanding applications such as HDTV, while maintaining backward compatibility. For further information, see www.isi96.com.
Related Semiconductor IP
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- 10-bit Pipeline ADC - Tower 180 nm
- NoC Verification IP
- Simulation VIP for Ethernet UEC
- Automotive Grade PLLs, Oscillators, SerDes PMAs, LVDS/CML IP
Related News
- HDMI 2.0 Tx PHY and Controller IP Cores is available with Source Code license (Unlimited use with modification rights)
- DDR5/DDR4/LPDDR5 Combo PHY IP Cores which is Silicon Proven in 12FFC with Matching Controller IP Cores is available for license to accelerate your Memory Interfacing Speeds
- T2M invites Customers to explore High Performance, Cost-effective and Innovative IP Cores Solutions at DAC 2023
- Meet T2M at IBC 2023 to explore High Performance, Cost-effective, and Innovative Semiconductor IP Cores for your next generation SoCs
Latest News
- Presto Engineering Group Acquires Garfield Microelectronics Ltd, Creating Europe’s Most Comprehensive ASIC Design to Production One-Stop-Shop
- Qualitas Semiconductor Demonstrates Live of PCIe Gen 6.0 PHY and UCIe v2.0 Solutions at ICCAD 2025
- WAVE-N v2: Chips&Media’s Custom NPU Retains 16-bit FP for Superior Efficiency at High TOPS
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms