JEDEC Publishes Major Update to JEP30 PartModel Guidelines
ARLINGTON, VA., USA – May 24, 2023 – JEDEC Solid State Technology Association, the global leader in the development of standards for the microelectronics industry, today announced significant updates to the JEP30 PartModel Guidelines, including all reference documents and related XML Schema files. JEP30 and its constituent documents are available for free download from the JEDEC website.
JEP30 establishes requirements for the frictionless digital exchange of part data between part manufacturers and their end customers responsible for electrical and electronic products creation. The JEP30 guidelines define a standardized format that can be efficiently consumed across different CAD tools and environments. By defining a common framework for part model creation and verification and helping to ensure different tools can accurately interpret and utilize the models created by the full spectrum of part manufacturers, JEP30 offers a transformative resource for both component manufacturers and designers.
The updated JEP30 part model guidelines can be used to define the digital twin of a part with the detail to enable significant process efficiencies throughout the part and product life cycles, including design, manufacturing, quality control, test, material declaration, and supply chain.
“The JEP30 PartModel is truly a disruptive technology that will revolutionize the way system design companies develop and manufacture their products by enabling the automation of manually intensive functions, prone to human error, that are prevalent in today’s electronics design environment,” said Michael Durkan, JEDEC Task Group Chair and PartModel Sponsor. “The PartModel is a secure, trusted digital container provided by component manufacturers that will streamline the design process by eliminating dependencies and establish integrity of part information at every step of a product’s lifecycle.”
For all forms of electronic parts, JEP30 guidelines define the XML structure for the assembly process classification, electrical, physical, thermal, material declaration, and supply chain characteristics including product change notices and product discontinuance. The guidelines are designed to be completely scalable to cover components available on the market today as well as new parts that emerge in the future.
“The increasing speed of innovation have mandated new technologies along the systems value chain to keep pace,” said Mian Quddus, Chairman of the JEDEC Board of Directors. “The enablement of component manufacturers to create standardized digital part models that can be easily used by designers and engineers in all varieties of electronic systems, will help propel an industry forward with next-level digitalization and automation.”
About JEDEC
JEDEC is the global leader in the development of standards for the microelectronics industry. Thousands of volunteers representing over 350 member companies work together in more than 100 JEDEC committees and task groups to meet the needs of every segment of the industry, for manufacturers and consumers alike. The publications and standards generated by JEDEC committees are accepted throughout the world. All JEDEC standards are available for download from the JEDEC website. For more information, visit https://www.jedec.org.
Related Semiconductor IP
- USB 20Gbps Device Controller
- 25MHz to 4.0GHz Fractional-N RC PLL Synthesizer on TSMC 3nm N3P
- AGILEX 7 R-Tile Gen5 NVMe Host IP
- 100G PAM4 Serdes PHY - 14nm
- Bluetooth Low Energy Subsystem IP
Related News
- NEC Corporation Selects Avant!'s Nova-ExploreRTL to Automate Design Reuse Guidelines
- Synopsys LEDA 3.1 Delivers Full-Chip, Mixed-Language Checking Capabilities and Provides Reuse Guidelines
- FSA Releases Mixed-Signal/Rf Process Design Kit Guidelines
- Prosilog demonstrates the integration of the TC4SOC Platform for STMicroelectronics with Magillem as per SPIRIT guidelines
Latest News
- 2025 TSMC OIP Ecosystem Forum Highlights Aion Silicon’s Leadership in Advanced SoC Design
- Ceva Appoints Former Microsoft AI and Hardware Leader Yaron Galitzky to Accelerate Ceva’s AI Strategy and Innovation at the Smart Edge
- Dnotitia Unveils VDPU IP, the First Accelerator IP for Vector Database
- Ambient Scientific AI-native processor for edge applications offers 100x power and performance improvements over 32-bit MCUs
- Qualitas Semiconductor Signs PCIe Gen 4.0 PHY IP License Agreement with Leading Chinese Fabless Customer