ISSCC: Hitachi to market SH3 as IP core
ISSCC: Hitachi to market SH3 as IP core
By Stephan Ohr, EE Times
February 18, 1999 (5:05 p.m. EST)
URL: http://www.eetimes.com/story/OEG19990218S0014
SAN FRANCISCO Hitachi Semiconductor (America) Inc. has quietly let it be known at ISSCC this week that it would soon market its SH3-DSP chip as a synthesizable core. The device, which combines a 32-bit, 133-MHz microprocessor with a 133-Mips digital signal processor, is currently available only as a packaged part (the SH7729). The maneuver is intended to make the SH3-DSP more competitive with the ARM and Oak DSP cores, which are available as highly customizable soft cores, said Peter Clark, president and chief executive officer.
But there will be differences between the cores Hitachi will introduce later this year and the original SH3, said marketing manager David Pelavin. For one, synthesizable cores tend to be larger than the hardwired device. "You get flexibility at the expense of chip size," Pelavin said. The embedded device will likely be larger still.
Hitachi will probably streamline the DSP, tweaking the arithmetic logic u nit and multiply-accumulate unit for efficiency and lower power consumption per cycle. The DSP and the CPU are tightly coupled in the SH7729, with DSP operations culled automatically from the CPU instructions.
The device would be supported with memory-management units, caches and similar peripherals. The goal is to make the SH3-DSP useful for Windows CE machines and other appliances, Pelavin said.
Related Semiconductor IP
- Multi-channel, multi-rate Ethernet aggregator - 10G to 400G AX (e.g., AI)
- Multi-channel, multi-rate Ethernet aggregator - 10G to 800G DX
- 200G/400G/800G Ethernet PCS/FEC
- 50G/100G MAC/PCS/FEC
- 25G/10G/SGMII/ 1000BASE-X PCS and MAC
Related News
- DFSPI IP Core from DCD supports all serial memories available on the market.
- System Level Solutions Launches Industry-First USB 20Gbps Device IP Core
- CAST Adds New SafeSPI Controller to its Functional Safety IP Core Product Line
- Creonic Introduces Doppler Channel IP Core
Latest News
- How CXL 3.1 and PCIe 6.2 are Redefining Compute Efficiency
- Secure-IC at Computex 2025: Enabling Trust in AI, Chiplets, and Quantum-Ready Systems
- Automotive Industry Charts New Course with RISC-V
- Xiphera Partners with Siemens Cre8Ventures to Strengthen Automotive Security and Support EU Chips Act Sovereignty Goals
- NY CREATES and Fraunhofer Institute Announce Joint Development Agreement to Advance Memory Devices at the 300mm Wafer Scale