Creonic Introduces Doppler Channel IP Core
Kaiserslautern, Germany, January 14, 2025 - Creonic GmbH, the leading provider of cutting-edge communications IP cores, proudly announces the release of its Doppler Channel IP core. Designed to meet the growing demand for efficient and accurate Doppler shift emulation in Low Earth Orbit (LEO) communication systems, this innovative solution accelerates system performance evaluation while maintaining exceptional accuracy.
The Creonic Doppler Channel IP core generates Doppler shift frequencies by precisely adjusting the phase of signal samples in real-time. The IP core supports orbital heights ranging from 200 to 2000 km and accommodates carrier frequencies in L-band (S-band, X-band and Ka-band on request) making it ideal for modern LEO communication scenarios.
With a throughput of up to 0.62 GSPS at 620 MHz and a latency of just 78.98ns, the Doppler Channel IP core ensures fast and reliable processing. Its design-time configuration and use of the fast inverse square root algorithm enhance accuracy while keeping complexity and power consumption low. Applications for this IP core include LEO digital communication systems where accurate Doppler channel modeling is required. The hardware-based approach significantly reduces runtime compared to traditional software based methods, achieving results in a fraction of the time.
Seamless integration is made possible through AXI4- Stream handshaking interfaces, and the core is compatible with ASIC and FPGA technologies, including platforms from AMD Xilinx, Intel Altera and Microchip.
Related Semiconductor IP
- Fixed Point Doppler Channel IP core
- 24-bit Cap-less ADC with 101 dB SNR, offering low power consumption and low latency, supporting 1 channel (mono) in TSMC 12FFC+
- ADC 12-bit 80Mhz Dual channel - 3.3V
- 8 Channel, 10 bit, 2.5 GS/s Analog Front End on TSMC 16nm
- High Channel Count DMA IP Core for PCI-Express
Related News
- Creonic Updates Doppler Channel IP Core with Extended Frequency Band and Sampling Range
- Creonic Adds oFEC Codec IP Core to Portfolio, Expanding High-Speed Networking Solutions for ASIC and FPGA
- Creonic Releases Ultrafast BCH Decoder IP Core, Processing One Codeword per Clock Cycle
- Creonic Unveils CCSDS 131.2 Wideband Modulator IP Core Achieving 1 GSymb/s
Latest News
- BrainChip and Parsons Sign Strategic Agreement to Accelerate Edge AI Defense Systems
- Ainekko Brings Open-Source Principles to AI Hardware with Launch of AI Foundry
- Arteris Selected by Axelera AI to Accelerate Computer Vision for Edge Devices
- Preliminary Characterisation Report for Perceptia’s pPLL08W in GF 22FDX Now Available
- VSORA Launches Europe’s Most Powerful AI Inference Chip