Creonic Introduces Doppler Channel IP Core
Kaiserslautern, Germany, January 14, 2025 - Creonic GmbH, the leading provider of cutting-edge communications IP cores, proudly announces the release of its Doppler Channel IP core. Designed to meet the growing demand for efficient and accurate Doppler shift emulation in Low Earth Orbit (LEO) communication systems, this innovative solution accelerates system performance evaluation while maintaining exceptional accuracy.
The Creonic Doppler Channel IP core generates Doppler shift frequencies by precisely adjusting the phase of signal samples in real-time. The IP core supports orbital heights ranging from 200 to 2000 km and accommodates carrier frequencies in L-band (S-band, X-band and Ka-band on request) making it ideal for modern LEO communication scenarios.
With a throughput of up to 0.62 GSPS at 620 MHz and a latency of just 78.98ns, the Doppler Channel IP core ensures fast and reliable processing. Its design-time configuration and use of the fast inverse square root algorithm enhance accuracy while keeping complexity and power consumption low. Applications for this IP core include LEO digital communication systems where accurate Doppler channel modeling is required. The hardware-based approach significantly reduces runtime compared to traditional software based methods, achieving results in a fraction of the time.
Seamless integration is made possible through AXI4- Stream handshaking interfaces, and the core is compatible with ASIC and FPGA technologies, including platforms from AMD Xilinx, Intel Altera and Microchip.
Related Semiconductor IP
- Fixed Point Doppler Channel IP core
- High Channel Count DMA IP Core for PCI-Express
- IEEE 802.16 WirelessMAN OFDM Channel Codec
- Fixed-Point AWGN Channel
- Dual Channel Digital Capacitive Sensor Interface
Related News
- Creonic Adds oFEC Codec IP Core to Portfolio, Expanding High-Speed Networking Solutions for ASIC and FPGA
- Creonic Introduces 25 Gbit/s LDPC IP Core Solution for ITU G.9804.2 PON Standard
- Creonic Releases Ultrafast BCH Decoder IP Core, Processing One Codeword per Clock Cycle
- Creonic Unveils CCSDS 131.2 Wideband Modulator IP Core Achieving 1 GSymb/s
Latest News
- AOMedia Announces Year-End Launch of Next Generation Video Codec AV2 on 10th Anniversary
- Altera Closes Silver Lake Investment to Become World’s Largest Pure-play FPGA Solutions Provider
- IntoPIX & Altera Unlock New Levels Of Efficiency For JPEG XS On Agilex At IBC 2025
- Perceptia Begins Port of pPLL03 to Samsung 8nm Process Technology
- Efinix® Doubles Titanium Product Line