IQ-Analog now offers low power, size efficient wideband Analog Front End for (AFE) for WiMAX, Digital Video Broadcast and 802.11x applications
San Diego, CA -- July 6, 2006 -- Utilizing its core 12bit / 50 Msps Analog Digital Converter design (known as “Dino”), IQ Analog now delivers a complete analog front end solution for 12-bit, 10 MHz analog interfaces. This analog front end IP is suitable for both digitizing 12 bit resolution and generation of 12 MHz bandwidth signals. The Rx performance at 10 MHz delivers Signal to Noise Distortion ratio (SNDR) > 65 dB and Spurious Free Dynamic Range (SFDR) > 68 dB. With a die area of 1.6 mm2, the combination of throughput performance, low power consumption, and size provide real differentiation for Systems-on-Chip solutions for WiMax and 802.11x transceiver applications.
The AFE currently is supported on TSMC, UMC, Silterra, and SMIC foundries, However as Mike Kappes, IQ Analog President and Founder notes; “our versatile process development kit was developed with process portability in mind, across both foundries and process technologies. We can use one database for UMC, Silterra, or anyone else, and furthermore the same database will port quickly from 0.18u down to 90nm.”
IQ Analog is a privately held company headquartered in San Diego, CA, with partners in China and Israel. The company offers analog interface components including a range of Analog Digital Converters (10 bit / 40 Msps, 12 bit / 50 Msps, 12 bit / 100 Msps) as well as a High Fidelity Audio Codec. IQ Analog provides world class design and customization services to support its IP portfolio.
Related Semiconductor IP
- A 65nm Wirebond IO library with 2.5V GPIO, LVDS TX & RX and 2.5V analog / RF
- A 130nm Wirebond IO library with 3.3V GPIO, LVDS TX & RX, 3.3V I2C open-drain, analog cell and OTP program cell
- A 65nm Wirebond IO library with 1-3.3V GPIO, 3.3V pulse-width modulation cell, I2C & SVID open-drain, 3.3V & 5V analog and OTP program cell
- 28nm Wirebond IO library with dynamically switchable 1.8V/ 3.3V GPIO, 5V I2C open-drain, 1.8V & 3.3V analog, OTP program cell, and HDMI & LVDS protection macros - featured across a variety of metal stack and pad configuration options
Related News
- IQ Analog announces industry first 8-Channel Analog Front End IC
- Faraday Selects Alvand Technologies AFE (Analog Front End) IP to Support Next Generation Wireless Applications
- Siemens introduces mPower power integrity solution for analog, digital and mixed-signal IC designs
- Synopsys and Analog Devices Collaborate to Accelerate Power System Design
Latest News
- HPC customer engages Sondrel for high end chip design
- PCI-SIG’s Al Yanes on PCIe 7.0, HPC, and the Future of Interconnects
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- Cadence Unveils Arm-Based System Chiplet
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers