IP2000 to show off latest in silicon IP next March
IP2000 to show off latest in silicon IP next March
By Michael Santarini, EE Times
November 29, 1999 (9:24 a.m. EST)
URL: http://www.eetimes.com/story/OEG19991129S0007
The fourth annual conference on silicon intellectual property, the IP2000 Conference and Exhibition, will take place here at the Santa Clara Convention Center Monday through Wednesday, March 20-22, according to Miller Freeman U.K. Ltd. Miller Freeman is the parent company of EE Times.
The organizers of the IP99 show said the conference saw a 125 percent growth in attendees over the previous year, and they expect to see a similar increase for IP2000.
The growth is an indicator that "IP is a reality, but it is yet to be seen how far SoC [system-on-chip] will permeate the semiconductor industry," said Luke Collins, IP conference program coordinator and publisher of EE Times sister publication Electronics Times. "IP2000 will focus on the systems in systems on chip."
On the first day of the conference, the program will feature a business track organized by EE Times and Electronics Times, while the second and third days will concentra te on technical issues, with a roster of keynote speakers, focused sessions, tutorials and panels.
Conference officials have issued a call for papers. Interested parties should prepare a 200-word abstract for a 25-minute presentation. Abstracts are due to Tony Hennie (thennie@unmf.com) by Dec. 1.
One of the events at the show will be the second annual SOC Design Contest, co-sponsored by Virage Logic. Designers whose systems feature a creative use of embedded memory are invited to enter.
The finalists will present their designs during a conference panel as well as display them throughout the show at the Virage booth. The results of the contest will be announced at the Virage booth on Wednesday, March 22, at 12:45 p.m., said conference officials. The entry deadline for the contest is Tuesday, Feb. 15, 2000. For more information and the entry form, visit www.viragelogic.com after Dec. 1.
Pre-registration for IP2000 is $395 for one day, $650 for two days and $725 for three days. To register, visit www.ip2000.com. Show sponsors include EE Times, Electronics Times, Communications Systems Design, Embedded Systems Programming, Integrated Systems Design and the Virtual Socket Interface Alliance.
---
Aldec Inc., a vendor of hardware-description language design entry and verification tools for programmable logic designers, announced that design services provider and core vendor Alatek Inc. has joined the Aldec IP Partner Program. According to Aldec, the partnership will bring streamlined implementations of Alatek IP cores into Aldec's Active-HDL environment.
Alatek-which offers synthesizable microprocessors, PC peripherals, bus interfaces and free simulation models-will provide precompiled, ready-to-use libraries to allow its cores to be used in the Active-HDL environment.
In addition, Alatek will deliver to the companies' mutual customers application notes and technical tip s on core implementation and usage with Aldec simulators. Visit www.aldec.com or www.alatek.com.
Related Semiconductor IP
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- 10-bit Pipeline ADC - Tower 180 nm
- NoC Verification IP
- Simulation VIP for Ethernet UEC
- Automotive Grade PLLs, Oscillators, SerDes PMAs, LVDS/CML IP
Related News
- Think Silicon to Showcase its Latest Ultra-Low-Power 3D Graphics and AI in One IP Architecture at Embedded World 2024
- TSMC, UMC show strong sales in March, exceed expectations
- Moortec to show off its advances in PVT monitoring for 40nm, 28nm, 16nm, 12nm and 7nm at ARM TechCon in San Jose
- TrendForce Presents Latest Analysis (Updated March 2020) of COVID-19 Pandemic's Impact on Global High-Tech Industries
Latest News
- Presto Engineering Group Acquires Garfield Microelectronics Ltd, Creating Europe’s Most Comprehensive ASIC Design to Production One-Stop-Shop
- Qualitas Semiconductor Demonstrates Live of PCIe Gen 6.0 PHY and UCIe v2.0 Solutions at ICCAD 2025
- WAVE-N v2: Chips&Media’s Custom NPU Retains 16-bit FP for Superior Efficiency at High TOPS
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms