IP vendors join for one licence to 'make cores like components'
IP vendors join for one licence to 'make cores like components'
By Nick Flaherty, EE Times UK
October 1, 2001 (6:27 a.m. EST)
URL: http://www.eetimes.com/story/OEG20010907S0051
The world of intellectual property (IP) blocks is set to become more like the standard component business, following the launch of a consortium that aims to provide one licensing agreement that covers a range of IP suppliers. The Common Licence Consortium has been set up by programmable logic developer Xilinx with most of its AllianceCore members. It is a potential competitor for the Virtual Component Exchange and its standard IP contract model, although Xilinx has initially limited membership to its existing technology partners. The consortium is offering the SignOnce licence. It allows customers to use IP netlists from any of the members on a site basis or a project basis under one set of terms and conditions, rather than requiring users to negotiate terms with every IP provider. Dave Nicklin, segment solutions marketing manager for Xilinx, said: "We are seeing more designs where you have multiple cores and you have to go to different providers. This initiative is to make using cores almost like using components." Although the concept is currently restricted to Xilinx partners, Nicklin said SignOnce could gain wider usage and recognition. "It could be a model for other people to follow even if they do want to be associated with this particular consortium," he said. Altera, Xilinx's main rival, was not available for comment. The consortium's 22 founding members include Mentor Graphics' Inventra IP division and configurable processor designer ARC Cores. Emmanuel Benzaquen, ARC's strategic alliance manager, said: "We see this as a significant development since ARC's mission is to help system-on-chip (SoC) designers accelerate their development and get their products to market quickly. "With our involvement in the Common Licence Consortium, we can help our customers take several more months off their development cycle." ARC is involved because it uses a Xilinx Virtex-E FPGA in its ARC angel 3 hardware prototyping development system. "A customer can now create a complete complex SoC including several cores with just one set of tools and also one single licence," said Benzaquen.
Related Semiconductor IP
- NFC wireless interface supporting ISO14443 A and B with EEPROM on SMIC 180nm
- DDR5 MRDIMM PHY and Controller
- RVA23, Multi-cluster, Hypervisor and Android
- HBM4E PHY and controller
- LZ4/Snappy Data Compressor
Related News
- Programmable processors: Make them for all, or one?
- ALLEGRO licenses its H.264/MPEG-4 AVC High-Definition Video Encoding IP to one of the world’s top 10 IC vendors
- Enhancements to Creonic's DVB-S2X IP Cores for Greater Flexibility and Performance
- intoPIX JPEG XS Cores Power Delta Video’s IP Video Transmission Solutions
Latest News
- CAST Releases First Dual LZ4 and Snappy Lossless Data Compression IP Core
- Arteris Wins “AI Engineering Innovation Award” at the 2025 AI Breakthrough Awards
- SEMI Forecasts 69% Growth in Advanced Chipmaking Capacity Through 2028 Due to AI
- eMemory’s NeoFuse OTP Qualifies on TSMC’s N3P Process, Enabling Secure Memory for Advanced AI and HPC Chips
- AIREV and Tenstorrent Unite to Launch Advanced Agentic AI Stack