ALLEGRO licenses its H.264/MPEG-4 AVC High-Definition Video Encoding IP to one of the world’s top 10 IC vendors
Grenoble, February 10, 2009 — Allegro announces it has signed a license agreement for its H.264/MPEG-4 AVC high-profile, high-definition hardware video encoding IP with another of the world’s top 10 IC vendors. Allegro’s H.264 encoding IP will be used in a complex System-On-Chip (SOC) for high-volume consumer applications.
Allegro’s H.264 IP core is a real-time hardware encoder targeting mobile phones, camcorders, set-top boxes, webcams and video surveillance applications. The IP core uses Allegro’s H.264 compression algorithms originally designed for high quality broadcast applications. Allegro’s IP core can process images up to high-definition resolutions and can encode several channels simultaneously.
“We are extremely proud to have been selected by another leading IC company. This demonstrates that Allegro’s H.264 encoding IP not only provides best-in-class video quality but is also perfectly optimized to fit the complex memory bandwidth, latency and area requirements of consumer SOCs,” points out Pierre Marty, CEO of Allegro.
Allegro’s H.264 encoding IPs are also available for H.264 baseline and main profiles in resolutions ranging from CIF to HD.
About Allegro:
Allegro is a leading provider of H.264/MPEG-4 AVC solutions, including industry standard compliance test suites and real-time audio/video encoders and transcoders. Allegro products have been chosen by more than 55 major IC providers, OEMs and broadcasters.
See: www.allegrodvt.com/products-hardware-ips.php
Related Semiconductor IP
- H.264 Decoder
- AVC (H.264) CABAC Encoder IP Core
- H.264 (AVC) CABAC Decoder IP Core
- H.264 Encoder
- Scalable Ultra-High Throughput H.264 Encoder − Full Motion Estimation
Related News
- CAST Expands Security IP Portfolio with High Performance SM4 Cipher Core
- Creonic Updates Doppler Channel IP Core with Extended Frequency Band and Sampling Range
- DCD-SEMI Brings Full ASIL-D Functional Safety to Entire Automotive IP Cores Portfolio
- Kerala Positions Design and IP at Core of Chip Strategy
Latest News
- Cadence and Google Collaborate to Scale AI-Driven Chip Design with ChipStack AI Super Agent on Google Cloud
- Analog Bits Demonstrates Real-Time On-Chip Power Sensing and Delivery on TSMC N2P Process at TSMC 2026 Technology Symposiums
- TES offers a High-Frequency Synthesizer and Clock Generator IP for X-FAB XT018 - 0.18µm BCD-on-SOI technology
- Faraday Delivers IP Solutions to Enable Endpoint AI Based on UMC’s 28nm SST eFlash
- AiM Future Partners with Metsakuur Company to Commercialize NPU-Integrated Hardware