Intento Design Cooperates with STMicroelectronics to Accelerate Analog Design and Migration of FD-SOI Chips at Functional Level
Paris (FR) -- June 7, 2018 – Intento Design has announced its collaboration with STMicroelectronics (ST) in pushing forward its ID-XploreTM EDA software aimed to solve the critical design challenges in the FD-SOI process nodes.
“ID-Xplore is a disruptive EDA software that accelerates analog design and migration processes by at least one order of magnitude. It reduces the cost and latency inherent to analog design. Currently, there is no similar EDA tool on the market covering the analog design challenges like ID-Xplore,” explains Dr. Ramy Iskander, CEO of Intento Design.
“ST’s decision to work with us confirms the relevance of our solution. We are very excited to work jointly with ST teams to take the most benefit out of FD-SOI technology leveraging ST’s pioneering leadership in this area,” declares Dr. Iskander.
“We’ve already seen the benefits of ID-Xplore in accelerating the design phase of different analog circuits, thanks to the software’s fast and accurate exploration capabilities in advanced FD-SOI processes“, says Thierry Bion, Hardware Design Director, Aerospace Defense & Legacy Division, STMicroelectronics. “By facilitating IP reuse and sharing of design insights between engineers, ID-Xplore™ is helping our teams significantly accelerate new product introductions.”
ID-Xplore uses the OpenAccess database standard and is fully integrated within the Cadence design environment. The designer’s implicit and explicit knowledge is expressed as technology-independent constraints, bringing the designers back to their core expertise and creativity.
Intento Design, founded in 2015, is a French EDA start-up developing software solutions for Analog, RF and Mixed-Signal designs. Customers from Foundries, IDM, Fabless, Design House, or IP Providers leverage ID-Xplore™ patented disruptive technology to accelerate both design and migration phases of their analog IPs at functional level. Intento Design is backed up by Seventure Partners among other public and private investors, and has been recognized by EU, national, and regional levels for its innovations and executions.
Related Semiconductor IP
- Multi-channel, multi-rate Ethernet aggregator - 10G to 400G AX (e.g., AI)
- Multi-channel, multi-rate Ethernet aggregator - 10G to 800G DX
- 200G/400G/800G Ethernet PCS/FEC
- 50G/100G MAC/PCS/FEC
- 25G/10G/SGMII/ 1000BASE-X PCS and MAC
Related News
- STMicroelectronics Secures Additional Sourcing for its Leading-Edge 28nm and 20nm FD-SOI Technology with GLOBALFOUNDRIES
- ST plans for Dresden FDSOI production
- ST to deny rivals FDSOI access
- Leti and STMicroelectronics Demonstrate Order-of-Magnitude-Faster FD-SOI Ultra-Wide-Voltage Range DSP
Latest News
- How CXL 3.1 and PCIe 6.2 are Redefining Compute Efficiency
- Secure-IC at Computex 2025: Enabling Trust in AI, Chiplets, and Quantum-Ready Systems
- Automotive Industry Charts New Course with RISC-V
- Xiphera Partners with Siemens Cre8Ventures to Strengthen Automotive Security and Support EU Chips Act Sovereignty Goals
- NY CREATES and Fraunhofer Institute Announce Joint Development Agreement to Advance Memory Devices at the 300mm Wafer Scale