Intel: 450-mm wafers must wait on 10-nm
Peter Clarke, EETimes
2/28/2011 3:39 PM EST
GRENOBLE, France – The 10-nm process node appears to be the ideal point for the adoption of manufacturing on 450-mm diameter wafers, according Leonard Hobbs, head of research for Intel Ireland. Speaking at the Industry Strategy Symposium here (ISS Europe) he also indicated that the transition could not come sooner and could be pushed later, depending on the efficacy of industry collaboration.
Hobbs portrayed the transition taking place 2015 to 2017.
To read the full article, click here
Related Semiconductor IP
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
- MIPI CSI-2 CSE2 Security Module
- ASIL B Compliant MIPI CSI-2 CSE2 Security Module
Related News
- SJSemi and Qualcomm Jointly Announce Qualification of 10nm Ultra-high Density Wafer Bumping Technology
- Commentary: Get ready for 450-mm fabs
- Intel, Samsung Electronics and TSMC Reach Agreement for 450mm Wafer Manufacturing Transition
- UMC tips roadmap, questions 450-mm
Latest News
- Arasan Announces immediate availability of its UFS 5.0 Host controller IP
- Bolt Graphics Completes Tape-Out of Test Chip for Its High-Performance Zeus GPU, A Major Milestone in Reducing Computing Costs By 17x
- NEO Semiconductor Demonstrates 3D X-DRAM Proof-of-Concept, Secures Strategic Investment to Advance AI Memory
- M31 Collaborates with TSMC to Achieve Tapeout of eUSB2V2 on N2P Process, Advancing Design IP Ecosystem
- Menta’s eFPGA Technology Adopted by AIST for Cryptography and Hardware Security Programs