UMC tips roadmap, questions 450-mm
Mark LaPedus, EE Times
(06/10/2008 11:04 PM EDT)
ANAHEIM, Calif. -- At the Design Automation Conference (DAC) here, Taiwan foundry provider United Microelectronics Corp. (UMC) outlined its process roadmap and announced several alliances with the EDA community.
And unlike its rival on the island, UMC, the world's second largest foundry vendor, said that it is not pushing the next-generation 450-mm wafer size.
UMC (Hsinchu) has been ramping up 65-nm processes for some time, but it will shortly move into the 45- and 40-nm nodes. Like its foundry rivals, the company has pushed out its high-k and metal gate solution to the 32-nm node.
As of late, the company has been somewhat less vocal about its cutting-edge process technologies, as compared to IBM's ''fab club'' and Taiwan Semiconductor Manufacturing Co. Ltd. (TSMC). "We're definitely not behind," said Lee Chung, vice president of the corporate marketing division at UMC.
(06/10/2008 11:04 PM EDT)
ANAHEIM, Calif. -- At the Design Automation Conference (DAC) here, Taiwan foundry provider United Microelectronics Corp. (UMC) outlined its process roadmap and announced several alliances with the EDA community.
And unlike its rival on the island, UMC, the world's second largest foundry vendor, said that it is not pushing the next-generation 450-mm wafer size.
UMC (Hsinchu) has been ramping up 65-nm processes for some time, but it will shortly move into the 45- and 40-nm nodes. Like its foundry rivals, the company has pushed out its high-k and metal gate solution to the 32-nm node.
As of late, the company has been somewhat less vocal about its cutting-edge process technologies, as compared to IBM's ''fab club'' and Taiwan Semiconductor Manufacturing Co. Ltd. (TSMC). "We're definitely not behind," said Lee Chung, vice president of the corporate marketing division at UMC.
To read the full article, click here
Related Semiconductor IP
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
- MIPI CSI-2 CSE2 Security Module
- ASIL B Compliant MIPI CSI-2 CSE2 Security Module
Related News
- Cadence and UMC Certified mmWave Reference Flow Delivers First-Pass Silicon Success
- UMC Announces 40nm RFSOI Platform to Accelerate 5G mmWave Applications
- Cypress Introduces Programmable System on Chip(TM) (PSoC(TM)) in Tiny 4 x 4 mm Package
- Actel Delivers Industry's First 4x4 mm Package For Programmable Logic Devices
Latest News
- Arasan Announces immediate availability of its UFS 5.0 Host controller IP
- Bolt Graphics Completes Tape-Out of Test Chip for Its High-Performance Zeus GPU, A Major Milestone in Reducing Computing Costs By 17x
- NEO Semiconductor Demonstrates 3D X-DRAM Proof-of-Concept, Secures Strategic Investment to Advance AI Memory
- M31 Collaborates with TSMC to Achieve Tapeout of eUSB2V2 on N2P Process, Advancing Design IP Ecosystem
- Menta’s eFPGA Technology Adopted by AIST for Cryptography and Hardware Security Programs