INNOSILICON Announce the World's First GF14nm DDR4/LPDDR4 PHY &Controller IP Silicon Proven
Mar 28, 2016 -- INNOSILICON, a word class, fabless design company focusing on high-speed PHY and mixed-signal IP, proudly announces the world’s first DDR4/LPDDR4 PHY & Controller IP combination that has been successfully proven in GLOBALFOUNDRIES 14nm LPP process. This DDR interface solution, which is backwards compatible to DDR3/LPDDR3, maintains low power, high performance and a small form factor. What’s more, our IP combination is optimized for the RAM market, satisfying the demanding data bandwidth requirements of various applications including mobile, cloud computing and networking.
Performance of this IP combination in wirebond configuration can reach speeds up to 2667 Mbps, and flipchip implementations will be even faster. Leveraging a choice of DFI V2.0/V2.1/V3.0/V3.1 standards, the PHY can be integrated either with our companion memory controller or any major 3rd party controller offering. In addition, customization and integration service are always available.
Related Semiconductor IP
Related News
- MIPI C-D Combo PHY and DSI Controller IP Cores, Silicon Proven, Immediate licensing at a Competitive Price for Your Next Project
- DisplayPort Rx PHY and Controller IP Cores in multiple Leading Technology Nodes for Next-Generation Video SoCs
- eDisplay Port/Display Port v1.4 Tx PHY and Controller IP Cores in 12FFC and 40LP for cutting edge display applications is available for immediate licensing
- GOWIN Semiconductor USB 2.0 PHY Interface and Device Controller IPs Achieve USB-IF Certification
Latest News
- HPC customer engages Sondrel for high end chip design
- PCI-SIG’s Al Yanes on PCIe 7.0, HPC, and the Future of Interconnects
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- Cadence Unveils Arm-Based System Chiplet
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers