Imagination preps next-gen graphics for 2003
Imagination preps next-gen graphics for 2003
By Peter Clarke, Semiconductor Business News
October 4, 2002 (5:21 a.m. EST)
URL: http://www.eetimes.com/story/OEG20021003S0016
KINGS LANGLEY, England -- Imagination Technologies Group plc, a developer of multimedia and graphics processor technology and cores available for license, has dropped development of its Series-4 generation of the Power-VR graphics acceleration architecture and is instead speeding up development of the Series-5 architecture, and planning for first implementations in 2003. Series-5 architecture-based implementations will include additional features such as pixel shading and full programmability, according to John Metcalfe, vice president of business development at Imagination. Imagination's current PowerVR MBX graphics and video core, the subject of a licensing deal with Intel Corp. (see July 24 story), is based on the Series-3 version of the architecture. Imagination also has a strategic co-operation agreement with ARM Holdings plc, the pion eer of the cores-for-license business model, concerning the use of PowerVR technology within wireless equipment. Metcalfe said that Series-5 architecture would be based on a primary processing pipeline and a series of hardware accelerators that can be optionally switched in and out to render graphics. “As well as class-leading functionality, there will be some unique features enabled by tile-based rendering,” said Metcalfe. Tile-based rendering is the approach Imagination has taken since 1996, when as VideoLogic, the company introduced its first series graphics chips. Tile-based rendering has advantages in terms of reducing image-processing complexity, according to Imagination. Metcalfe said development of the Series-4 architecture of PowerVR was dropped when STMicroelectronics, a licensee of earlier PowerVR architectures, decided to pull out of the PC graphics chip market (see February 8 story). At that time some tech nologies were pulled forward into the MBX cores, such as vertex geometry processing, and Series-5 architecture development was accelerated, he said. Metcalfe added that the Series-5 architecture would debut in 2003 in a 0.13-micron process technology. He said that it was not yet decided whether Imagination would get first silicon implementations or test chips made at a licensee's wafer fab or at a foundry wafer fab in Taiwan.
Related Semiconductor IP
- 8MHz / 40MHz Pierce Oscillator - X-FAB XT018-0.18µm
- UCIe RX Interface
- Very Low Latency BCH Codec
- 5G-NTN Modem IP for Satellite User Terminals
- 400G UDP/IP Hardware Protocol Stack
Related News
- Imagination's new BXS GPU enables automotive graphics in Texas Instruments processor family
- Imagination B-Series GPU IP selected for Innosilicon graphics card
- Imagination and Khronos celebrate graphics innovation and open API standards with joint event
- Imagination and CoreAVI partner for safety-critical automotive graphics applications
Latest News
- SEMIFIVE Pulls Ahead in AI ASIC Market, Expanding Lead with Successive NPU Project Wins
- M31 Reports Record NT$1.78 Billion Revenue in 2025 as Advanced Node Royalties Begin to Emerge
- Silvaco Reports Fourth Quarter and Full-Year 2025 Financial Results
- Klepsydra Technologies and BrainChip Announce Strategic Partnership to Deliver Heterogeneous AI Runtime for Akida™ Neuromorphic Processors
- Alchip Reports ASIC-Leading 2nm Developments