IBM and Candence team to accelerate use of advanced technologies in chip designs
EAST FISHKILL, NY, August 21, 2002 - IBM and Cadence Design Systems, Inc. today announced they are working together to closely integrate Cadence’s Design Foundry capabilities with IBM’s advanced manufacturing technologies.
The two companies intend to help customers enhance new chip designs by providing a complimentary set of intellectual property (IP), design skills and advanced manufacturing services. IBM's relationship with Cadence is part of a strategy to make IBM’s most advanced chip-making technology available through high-volume chip manufacturing services.
"Chip designers are looking to advanced technologies to provide their products with a competitive advantage," said Mike Concannon, vice president of contract manufacturing services for the IBM Microelectronics Division. "Customers are recognizing that our technology can do much more for their products than what traditional foundries are able to provide. Working with major design services providers like Cadence can help customers more easily tap into that technology for their chip designs."
Cadence Design Foundry will design chips utilizing its own cores, IBM’s cores, various third party libraries and industry standard design tools, with the final design optimized for manufacture using IBM’s leading chip-making processes.
"We are very pleased to be working with IBM to optimize our design attributes with IBM's latest technologies," said Jim Douglas, vice president of sales and marketing, Cadence. "We believe IBM's leading process and high-volume manufacturing capabilities, combined with the expertise of Cadence’s Design Foundry, position both companies for continued success in the advanced semiconductor marketplace."
More information about Cadence can be found at: http://www.cadence.com
More information about IBM Microelectronics can be found at: http://www.ibm.com/chips
Related Semiconductor IP
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- 10-bit Pipeline ADC - Tower 180 nm
- NoC Verification IP
- Simulation VIP for Ethernet UEC
- Automotive Grade PLLs, Oscillators, SerDes PMAs, LVDS/CML IP
Related News
- Synopsys Expands Use of AI to Optimize Samsung's Latest Mobile Designs
- Sondrel announces Advanced Modelling Process for AI chip designs
- Arteris Selected by Nextchip to Accelerate Chip Designs for Automotive Vision Technology
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Latest News
- Presto Engineering Group Acquires Garfield Microelectronics Ltd, Creating Europe’s Most Comprehensive ASIC Design to Production One-Stop-Shop
- Qualitas Semiconductor Demonstrates Live of PCIe Gen 6.0 PHY and UCIe v2.0 Solutions at ICCAD 2025
- WAVE-N v2: Chips&Media’s Custom NPU Retains 16-bit FP for Superior Efficiency at High TOPS
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms