Cadence Joins the HyperTransport Consortium
Adds Industry's Lowest Latency Interconnect to IP Core Arsenal
SUNNYVALE, Calif. -- December 05, 2007 -- Garnering support from one of the industry’s leading innovators in electronic design automation (EDA), the HyperTransport™ Technology Consortium today announced that Cadence Design Systems, Inc. (NASDAQ:CDNS) has joined the Consortium. Cadence plans to offer the industry’s lowest latency, customizable HyperTransport 3.0 interconnect PHY cores as part of its Cadence Services business, making them accessible to customers in a wide range of markets including consumer electronics, networking and telecommunications equipment and computer systems.
“Our goal is to empower designers to create leading-edge integrated circuits, boards and systems through our industry-leading EDA technologies and services,” said Tim Henricks, vice president for Services at Cadence. “Our customers recognize the significant performance advantages that the HyperTransport interconnect offers, and our Consortium membership ensures we provide them with proper validation tools and technologies required to meet their performance and ease-of-design needs.”
HyperTransport 3.0, the latest version of the HyperTransport interconnect standard, extends the dual data rate (DDR) maximum clock to 2.6 GHz, and delivers a maximum aggregate bandwidth of 41.6 Gbps. The standard is being widely adopted by manufacturers, and has helped the standard reach considerable market presence and success.
“We welcome Cadence as a new Consortium member, and look forward to working with them to extend the roster of HyperTransport-based IP and system design solutions available to the industry,” said Mario Cavalli, general manager of the HyperTransport Consortium.“ The addition of this high-profile EDA company to our membership roster validates the tremendous value and momentum behind the HyperTransport standard."
About the HyperTransport™ Technology Consortium
The HyperTransport Technology Consortium is a membership-based, non-profit organization that licenses, manages and promotes HyperTransport Technology. The HyperTransport Consortium was founded in 2001 by leading technology innovators like AMD, Apple, Broadcom, Cisco, NVIDIA, PMC-Sierra and Sun Microsystems and counts on more than 50 industry-leading member companies worldwide, including Dell, HP and IBM. Membership is based on a yearly fee and it is open to companies interested in licensing the royalty-free use of HyperTransport technology and intellectual property. Consortium members have full access to the HyperTransport technical documents database, they may attend Consortium meetings and events and may benefit from a variety of technical and marketing services, including the new, member-driven web portal, whose business benefits are part of a wide array of services offered by the Consortium free of charge to member companies.
To learn more about member benefits and how to become a Consortium member, please visit the Consortium Web site at www.hypertransport.org.
Related News
- USB 3.0 PHY IP Cores in 16FFC process technology with High-performance backplane interconnect licensed to a Chinese company for Multimedia SoC application
- GbE (10/100/1000 Base-T) PHY IP licensed by 3 different customers in Q2 alone for Worldwide Use
- Elevate your High-speed data transmissions to the next level for all Display interfaces with the MIPI D-PHY/ LVDS Combo PHY IP Cores in 40nm
- 1G Ethernet PHY IP Cores solution for all your Gigabit network applications is available for immediate licensing
Latest News
- WAVE-N v2: Chips&Media’s Custom NPU Retains 16-bit FP for Superior Efficiency at High TOPS
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms
- M31 Debuts at ICCAD 2025, Empowering the Next Generation of AI Chips with High-Performance, Low-Power IP
- Perceptia Begins Port of pPLL03 to Samsung 14nm Process Technology