Hitachi adopts Aptix methodology for design verification
IP News
HITACHI ADOPTS APTIX METHODOLOGY FOR DESIGN VERIFICATION
SAN JOSE, Calif. - February 28, 2000 - Aptix Corporation today announced that in the fourth quarter of 1999 it received a substantial purchase order from the Digital Media Systems Division of Hitachi, Ltd. in Japan to emulate complex consumer product designs. The purchase order includes the System Explorer[tm] MP4 prototyping systems and prototyping modules with Xilinx Virtex 1000 FPGAs.
"We are pleased to have Hitachi adopt our block-based verification methodology with this major purchase order," said Leif Rosqvist, chief operating officer of Aptix. "We competed heavily with mainframe ASIC emulation technology to achieve this significant win for Aptix. Our customers prefer the Aptix system block-based verification methodology because it allows them to integrate all their IP and embedded software months earlier than traditional development processes allow, typically shaving months off of development schedules."
About Aptix Corporation
Aptix Corporation's products are used to verify system and system-on-chip (SOC) designs prior to integrated circuit (IC) and board tape-out and fabrication. Aptix's products utilize the block-based verification methodology, which provides a mechanism to map and verify individual design blocks incrementally and in parallel with the design creation process. This methodology shortens the net prototype creation time of achieving real-world operation of the prototype to the few days required to map and verify the last RTL block designed. Debugging designs becomes simple because the mapping process is both under the user's interactive control and follows the natural hierarchy of the design. This also makes the tracing of design problems back to the source netlist an intuitive process.
The company is privately held and is headquartered at 2880 North First Street, San Jose, California 95134. Telephone (408) 428-6200, Fax (408) 944-0646. Visit Aptix on the Web at http://www.aptix.com.
###
System Explorer, Module Verification Platform, and MVP are trademarks of Aptix Corporation.
For More Information Contact:
Linda Lavin (Aptix Corporation) (408) 428-6226
LeAnne Frank (KVO-Public Relations Counsel) (503) 221-7403
Related Semiconductor IP
- 8MHz / 40MHz Pierce Oscillator - X-FAB XT018-0.18µm
- UCIe RX Interface
- Very Low Latency BCH Codec
- 5G-NTN Modem IP for Satellite User Terminals
- 400G UDP/IP Hardware Protocol Stack
Related News
- Hitachi Adopts Cadence AMS Model-Based Methodology and Tools for Mixed-Signal Design Verification
- Blue Pearl Adds Design Verification and Methodology Services to its Product Portfolio
- Accellera Board Approves Universal Verification Methodology for Mixed-Signal (UVM-MS) 1.0 Standard for Release
- AMIQ EDA Gives AI Agents Access to Essential Design and Verification Data
Latest News
- SEMIFIVE Pulls Ahead in AI ASIC Market, Expanding Lead with Successive NPU Project Wins
- M31 Reports Record NT$1.78 Billion Revenue in 2025 as Advanced Node Royalties Begin to Emerge
- Silvaco Reports Fourth Quarter and Full-Year 2025 Financial Results
- Klepsydra Technologies and BrainChip Announce Strategic Partnership to Deliver Heterogeneous AI Runtime for Akida™ Neuromorphic Processors
- Alchip Reports ASIC-Leading 2nm Developments