HDL Design House to Exhibit at DAC as ARM Approved Design Partner
Belgrade, Serbia – June 13th, 2017 - Meet us at the ARM booth, number 729, at DAC on June 19th from 2-6 pm, as one of the ARM Approved Design Partners.
Our Managing Director, Bogdan Bizic, will participate in the panel discussion entitled “Identifying the major challenges facing SoC designs before 2020”
Come and listen to ARM Approved design partners debate what they consider will be their major challenges in SoC design over the next three years. The design partners will draw upon their own experiences of dealing with increasingly complex technology, customer’s growing expectations and the challenges of new sectors such as IOT to identify the main issues. The partners will also be asked to share what steps they think should be taken to address the problems they have highlighted.
The panel discussion will take place at the ChipEstimate booth at DAC on Monday, June 19th at 3 pm, and will be chaired by Chris Shore, ARM Technical Director.
HDL Design House joined the ARM Approved Design Partner program in December, 2016, and is recognized by ARM as accredited partner in specific technologies and activities.
Please contact Milena Jovanovic, HDL DH Marketing Manager, m-jovanovic@hdl-dh.com to get more information or to schedule a meeting with us at DAC.
Related Semiconductor IP
- ReRAM NVM in DB HiTek 130nm BCD
- UFS 5.0 Host Controller IP
- PDM Receiver/PDM-to-PCM Converter
- Voltage and Temperature Sensor with integrated ADC - GlobalFoundries® 22FDX®
- 8MHz / 40MHz Pierce Oscillator - X-FAB XT018-0.18µm
Related News
- HDL Design House Selected as ARM Approved Design Partner
- IC’Alps joins Intel Foundry Accelerator program as Value Chain Alliance (VCA) and Design Services Alliance (DSA) partner
- Ausdia Solves Critical Design Flow Gap with OneSource Constraint Translation at DAC 2025
- Orthogone Becomes Texas Instruments Design Partner
Latest News
- EDGEAI to Revolutionize Smart Metering with BrainChip Akida 2 License
- IC Manage Advances GDP-XL to GDP-AI — Boosting Designer Efficiency and Accelerating Workflows
- Safe and Secure Technologies, the new BSC and UPC spin-off that will design chips for critical sectors where “failure is not an option”
- CHERI-Mocha memory-safe compute subsystem is now open
- GlobalFoundries Files Patent Infringement Lawsuits Against Tower Semiconductor to Protect High-Performance American Chip Innovation